39 lines
1.8 KiB
XML
39 lines
1.8 KiB
XML
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
|
|
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
|
|
|
|
<header>
|
|
<!-- ISE source project file created by Project Navigator. -->
|
|
<!-- -->
|
|
<!-- This file contains project source information including a list of -->
|
|
<!-- project source files, project and process properties. This file, -->
|
|
<!-- along with the project source files, is sufficient to open and -->
|
|
<!-- implement in ISE Project Navigator. -->
|
|
<!-- -->
|
|
<!-- Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved. -->
|
|
</header>
|
|
|
|
<version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>
|
|
|
|
<files>
|
|
</files>
|
|
|
|
<properties>
|
|
<property xil_pn:name="Project Description" xil_pn:value=""/>
|
|
<property xil_pn:name="Working Directory" xil_pn:value="/home/aaron/Dokumente/STUDIUM/SEM6/EloSys/EloSysDigital/Projekt/vhdl-yasg"/>
|
|
<property xil_pn:name="Top-Level Source Type" xil_pn:value="Schematic"/>
|
|
<property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
|
|
<property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
|
|
<property xil_pn:name="Preferred Language" xil_pn:value="VHDL"/>
|
|
<property xil_pn:name="Property Specification in Project File" xil_pn:value="Store non-default values only"/>
|
|
<property xil_pn:name="Manual Compile Order" xil_pn:value="false"/>
|
|
<property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93"/>
|
|
<property xil_pn:name="Enable Message Filtering" xil_pn:value="false"/>
|
|
</properties>
|
|
|
|
<bindings/>
|
|
|
|
<libraries/>
|
|
|
|
|
|
</project>
|