aaron/vhdl-yasg
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Added complex statemachine to init display and fill it with data.

Browse Source
This commit is contained in:
T-moe
2016-06-06 23:35:43 +02:00
parent 1b89ea9c71
commit 8a0eece0e6
1 changed files with 112 additions and 23 deletions
Download Patch File Download Diff File Expand all files Collapse all files

107
controller.vhd
View File

@@ -44,6 +44,18 @@ entity controller is
end controller;
architecture Behavioral of controller is
type states is(S_WAIT,
S_FORM_PREF, -- prints the form prefix ("Form:")
S_FREQ_PREF, -- frequenz prefix ("Freq: 00000 Hz")
S_FORM_CONT, -- form content ("Rechteck, Sinus...")
S_FREQ_CONT, -- frequenz content ("-----")
S_IDLE );
signal state_reg, state_next : states := S_WAIT;
signal ret_state_reg, ret_state_next: states := S_FORM_PREF;
--digitnr which is currently edited 0-4
signal digpos_reg, digpos_next : unsigned(2 downto 0) := (others => '0');
-- for edge detection on btn
@@ -58,8 +70,17 @@ architecture Behavioral of controller is
signal lcd_newpos_reg,lcd_newpos_next : std_logic := '0';
signal lcd_data_reg, lcd_data_next: unsigned(7 downto 0) :=(others => '0');
type character_array is array (0 to 15) of character;
constant line1 : character_array := ( 'h', 'e', 'l','l','o',' ', 'A', 'a', 'r', 'o', 'n', others=> ' ' );
type character_array1 is array (0 to 7) of character;
constant str_form_pref : character_array1 := ( 'F', 'o', 'r','m',':', others => ' ' );
type character_array2 is array (0 to 15) of character;
constant str_freq_pref : character_array2 := ( 'F', 'r', 'e','q',':',' ','0','0','0','0','0',' ','H','z', others => ' ' );
--type character_array is array (0 to 15) of character;
--constant line1 : character_array := ( 'h', 'e', 'l','l','o',' ', 'A', 'a', 'r', 'o', 'n', others=> ' ' );
-- for edge detection on lcd_busy
signal busy_old_reg, busy_old_next : std_logic := '0';
@@ -83,6 +104,9 @@ begin
busy_old_reg <= '0';
freq_out_reg <=(others => '0');
state_reg <= S_WAIT;
ret_state_reg <= S_FORM_PREF;
elsif(rising_edge(clk)) then
digpos_reg <= digpos_next;
digit_reg <= digit_next;
@@ -95,6 +119,9 @@ begin
busy_old_reg <= busy_old_next;
freq_out_reg <= freq_out_next;
state_reg <= state_next;
ret_state_reg <= ret_state_next;
end if;
end process proc1;
@@ -105,7 +132,7 @@ begin
lcd_newchar <= lcd_newchar_reg;
lcd_newpos <= lcd_newpos_reg;
proc2: process(digit_reg,enc_updown,enc_ce,enc_err,enc_btn,digpos_reg,btn_old_reg, charcnt_reg, lcd_busy, lcd_data_reg, busy_old_reg)
NSL: process(digit_reg,enc_updown,enc_ce,enc_err,enc_btn,digpos_reg,btn_old_reg, charcnt_reg, lcd_busy, lcd_data_reg, busy_old_reg, state_reg, ret_state_reg)
begin
digit_next <= digit_reg;
digpos_next <= digpos_reg;
@@ -117,6 +144,9 @@ begin
lcd_data_next <= lcd_data_reg;
busy_old_next <= lcd_busy;
state_next <= state_reg;
ret_state_next <= ret_state_reg;
-- The next statement produces two warnings which can be safely ignored:
-- xst:643 - The result of a <...>-bit multiplication is partially used...
freq_out_next <= resize(
@@ -127,27 +157,86 @@ begin
+ resize(digit_reg(4) ,14) * 10000
, 17);
case state_reg is
when S_WAIT => -- switch on current state
if(lcd_busy = '0' and busy_old_reg ='1' ) then
state_next<= ret_state_reg;
end if;
when S_FORM_PREF =>
state_next <= S_WAIT;
if(charcnt_reg < 7 ) then
charcnt_next <= charcnt_reg + 1;
ret_state_next <= S_FORM_PREF;
lcd_data_next <= to_unsigned(character'pos(str_form_pref(to_integer(charcnt_reg))),8);
lcd_newchar_next <= '1';
else
charcnt_next <= (others => '0');
lcd_data_next <= x"C0";
lcd_newpos_next <= '1';
ret_state_next <= S_FREQ_PREF;
end if;
when S_FREQ_PREF =>
if(charcnt_reg < 15 ) then
charcnt_next <= charcnt_reg + 1;
state_next <= S_WAIT;
ret_state_next <= S_FREQ_PREF;
lcd_data_next <= to_unsigned(character'pos(str_freq_pref(to_integer(charcnt_reg))),8);
lcd_newchar_next <= '1';
else
charcnt_next <= (others => '0');
state_next <= S_IDLE;
end if;
when S_FORM_CONT =>
state_next <= S_WAIT;
when S_FREQ_CONT =>
state_next <= S_WAIT;
if(charcnt_reg < 1 ) then
charcnt_next <= charcnt_reg + 1;
ret_state_next <= S_FREQ_CONT;
lcd_data_next <= x"4A" - digpos_reg;
lcd_newpos_next <= '1';
else
ret_state_next <= S_IDLE;
charcnt_next <= (others => '0');
lcd_data_next <= to_unsigned(character'pos('0'),8) + digit_reg(to_integer(digpos_reg));
lcd_newchar_next <= '1';
end if;
when S_IDLE =>
if(enc_ce='1' and enc_err='0') then
if(enc_updown='1') then
digit_next(to_integer(digpos_reg)) <= digit_reg(to_integer(digpos_reg)) + 1;
else
digit_next(to_integer(digpos_reg)) <= digit_reg(to_integer(digpos_reg)) -1;
end if;
state_next <= S_FREQ_CONT;
elsif(enc_btn ='1' and btn_old_reg='0') then
if(digpos_reg = to_unsigned(4,3)) then
digpos_next <= to_unsigned(0,3);
else
digpos_next <= digpos_reg + 1;
end if;
state_next <= S_FREQ_CONT;
end if;
if(lcd_busy = '0' and busy_old_reg ='1' and charcnt_reg < 15) then
lcd_data_next <= to_unsigned(character'pos(line1(to_integer(charcnt_reg))),8);
lcd_newchar_next <= '1';
charcnt_next <= charcnt_reg + 1;
end if;
end process proc2;
when others => null; -- do nothing, if we are in a different state
end case;
-- if(lcd_busy = '0' and busy_old_reg ='1' and charcnt_reg < 15) then
-- lcd_data_next <= to_unsigned(character'pos(line1(to_integer(charcnt_reg))),8);
-- lcd_newchar_next <= '1';
-- charcnt_next <= charcnt_reg + 1;
-- end if;
end process NSL;
end Behavioral;