From 277a7b86d1d9d2bdbfbd1dd1d63af7fd180fdb75 Mon Sep 17 00:00:00 2001 From: id101010 Date: Tue, 12 Jan 2016 17:49:26 +0100 Subject: [PATCH] Initial commit, project files and example --- .gitignore | 4 + Makefile | 93 + libs/BSP/arm_common_tables.h | 93 + libs/BSP/arm_const_structs.h | 85 + libs/BSP/arm_math.h | 7306 +++++++++++++++++++++++++ libs/BSP/can.h | 344 ++ libs/BSP/can_sja1000.h | 179 + libs/BSP/carme.h | 278 + libs/BSP/carme_io1.h | 139 + libs/BSP/carme_io2.h | 187 + libs/BSP/core_cm0.h | 682 +++ libs/BSP/core_cm0plus.h | 793 +++ libs/BSP/core_cm3.h | 1627 ++++++ libs/BSP/core_cm4.h | 1772 +++++++ libs/BSP/core_cm4_simd.h | 673 +++ libs/BSP/core_cmFunc.h | 636 +++ libs/BSP/core_cmInstr.h | 688 +++ libs/BSP/core_sc000.h | 813 +++ libs/BSP/core_sc300.h | 1598 ++++++ libs/BSP/cs42l51.h | 137 + libs/BSP/diskio.h | 141 + libs/BSP/eeprom.h | 114 + libs/BSP/ff.h | 468 ++ libs/BSP/ffconf.h | 404 ++ libs/BSP/i2c.h | 112 + libs/BSP/i2s.h | 97 + libs/BSP/integer.h | 75 + libs/BSP/lcd_conf.h | 220 + libs/BSP/misc.h | 178 + libs/BSP/rtc.h | 138 + libs/BSP/rtc_ext.h | 115 + libs/BSP/ssd1963.h | 144 + libs/BSP/ssd1963_cmd.h | 197 + libs/BSP/ssd1963_lld.h | 144 + libs/BSP/stm32f4_sdio_sd.h | 370 ++ libs/BSP/stm32f4_sdio_sd_lld.h | 90 + libs/BSP/stm32f4xx.h | 9153 ++++++++++++++++++++++++++++++++ libs/BSP/stm32f4xx_adc.h | 656 +++ libs/BSP/stm32f4xx_can.h | 644 +++ libs/BSP/stm32f4xx_conf.h | 122 + libs/BSP/stm32f4xx_crc.h | 83 + libs/BSP/stm32f4xx_cryp.h | 384 ++ libs/BSP/stm32f4xx_dac.h | 304 ++ libs/BSP/stm32f4xx_dbgmcu.h | 109 + libs/BSP/stm32f4xx_dcmi.h | 312 ++ libs/BSP/stm32f4xx_dma.h | 609 +++ libs/BSP/stm32f4xx_exti.h | 183 + libs/BSP/stm32f4xx_flash.h | 482 ++ libs/BSP/stm32f4xx_fsmc.h | 675 +++ libs/BSP/stm32f4xx_gpio.h | 489 ++ libs/BSP/stm32f4xx_hash.h | 257 + libs/BSP/stm32f4xx_i2c.h | 711 +++ libs/BSP/stm32f4xx_iwdg.h | 131 + libs/BSP/stm32f4xx_pwr.h | 210 + libs/BSP/stm32f4xx_rcc.h | 615 +++ libs/BSP/stm32f4xx_rng.h | 120 + libs/BSP/stm32f4xx_rtc.h | 881 +++ libs/BSP/stm32f4xx_sdio.h | 536 ++ libs/BSP/stm32f4xx_spi.h | 549 ++ libs/BSP/stm32f4xx_syscfg.h | 210 + libs/BSP/stm32f4xx_tim.h | 1150 ++++ libs/BSP/stm32f4xx_usart.h | 431 ++ libs/BSP/stm32f4xx_wwdg.h | 111 + libs/BSP/system_stm32f4xx.h | 105 + libs/BSP/uart.h | 110 + libs/libBSP.a | Bin 0 -> 754638 bytes libs/libarm_cortexM4l_math.a | Bin 0 -> 3049684 bytes libs/libarm_cortexM4lf_math.a | Bin 0 -> 2989192 bytes libs/libsGUI.a | Bin 0 -> 76920 bytes libs/sGUI/color.h | 120 + libs/sGUI/font.h | 251 + libs/sGUI/lcd.h | 206 + libs/sGUI/lcd_conf_template.h | 225 + libs/sGUI/lcd_lld.h | 147 + src/main.c | 98 + src/startup.s | 564 ++ src/syscalls.c | 237 + utils/carme_board.launch | 50 + utils/gdb.script | 28 + utils/st-util-daemon.sh | 44 + utils/stm32f4_flash.ld | 183 + 81 files changed, 43619 insertions(+) create mode 100644 .gitignore create mode 100644 Makefile create mode 100644 libs/BSP/arm_common_tables.h create mode 100644 libs/BSP/arm_const_structs.h create mode 100644 libs/BSP/arm_math.h create mode 100644 libs/BSP/can.h create mode 100644 libs/BSP/can_sja1000.h create mode 100644 libs/BSP/carme.h create mode 100644 libs/BSP/carme_io1.h create mode 100644 libs/BSP/carme_io2.h create mode 100644 libs/BSP/core_cm0.h create mode 100644 libs/BSP/core_cm0plus.h create mode 100644 libs/BSP/core_cm3.h create mode 100644 libs/BSP/core_cm4.h create mode 100644 libs/BSP/core_cm4_simd.h create mode 100644 libs/BSP/core_cmFunc.h create mode 100644 libs/BSP/core_cmInstr.h create mode 100644 libs/BSP/core_sc000.h create mode 100644 libs/BSP/core_sc300.h create mode 100644 libs/BSP/cs42l51.h create mode 100644 libs/BSP/diskio.h create mode 100644 libs/BSP/eeprom.h create mode 100644 libs/BSP/ff.h create mode 100644 libs/BSP/ffconf.h create mode 100644 libs/BSP/i2c.h create mode 100644 libs/BSP/i2s.h create mode 100644 libs/BSP/integer.h create mode 100644 libs/BSP/lcd_conf.h create mode 100644 libs/BSP/misc.h create mode 100644 libs/BSP/rtc.h create mode 100644 libs/BSP/rtc_ext.h create mode 100644 libs/BSP/ssd1963.h create mode 100644 libs/BSP/ssd1963_cmd.h create mode 100644 libs/BSP/ssd1963_lld.h create mode 100644 libs/BSP/stm32f4_sdio_sd.h create mode 100644 libs/BSP/stm32f4_sdio_sd_lld.h create mode 100644 libs/BSP/stm32f4xx.h create mode 100644 libs/BSP/stm32f4xx_adc.h create mode 100644 libs/BSP/stm32f4xx_can.h create mode 100644 libs/BSP/stm32f4xx_conf.h create mode 100644 libs/BSP/stm32f4xx_crc.h create mode 100644 libs/BSP/stm32f4xx_cryp.h create mode 100644 libs/BSP/stm32f4xx_dac.h create mode 100644 libs/BSP/stm32f4xx_dbgmcu.h create mode 100644 libs/BSP/stm32f4xx_dcmi.h create mode 100644 libs/BSP/stm32f4xx_dma.h create mode 100644 libs/BSP/stm32f4xx_exti.h create mode 100644 libs/BSP/stm32f4xx_flash.h create mode 100644 libs/BSP/stm32f4xx_fsmc.h create mode 100644 libs/BSP/stm32f4xx_gpio.h create mode 100644 libs/BSP/stm32f4xx_hash.h create mode 100644 libs/BSP/stm32f4xx_i2c.h create mode 100644 libs/BSP/stm32f4xx_iwdg.h create mode 100644 libs/BSP/stm32f4xx_pwr.h create mode 100644 libs/BSP/stm32f4xx_rcc.h create mode 100644 libs/BSP/stm32f4xx_rng.h create mode 100644 libs/BSP/stm32f4xx_rtc.h create mode 100644 libs/BSP/stm32f4xx_sdio.h create mode 100644 libs/BSP/stm32f4xx_spi.h create mode 100644 libs/BSP/stm32f4xx_syscfg.h create mode 100644 libs/BSP/stm32f4xx_tim.h create mode 100644 libs/BSP/stm32f4xx_usart.h create mode 100644 libs/BSP/stm32f4xx_wwdg.h create mode 100644 libs/BSP/system_stm32f4xx.h create mode 100644 libs/BSP/uart.h create mode 100644 libs/libBSP.a create mode 100644 libs/libarm_cortexM4l_math.a create mode 100644 libs/libarm_cortexM4lf_math.a create mode 100644 libs/libsGUI.a create mode 100644 libs/sGUI/color.h create mode 100644 libs/sGUI/font.h create mode 100644 libs/sGUI/lcd.h create mode 100644 libs/sGUI/lcd_conf_template.h create mode 100644 libs/sGUI/lcd_lld.h create mode 100644 src/main.c create mode 100644 src/startup.s create mode 100644 src/syscalls.c create mode 100644 utils/carme_board.launch create mode 100644 utils/gdb.script create mode 100755 utils/st-util-daemon.sh create mode 100644 utils/stm32f4_flash.ld diff --git a/.gitignore b/.gitignore new file mode 100644 index 0000000..7a81269 --- /dev/null +++ b/.gitignore @@ -0,0 +1,4 @@ +*.o +*.elf +*.map +*.bin diff --git a/Makefile b/Makefile new file mode 100644 index 0000000..259f169 --- /dev/null +++ b/Makefile @@ -0,0 +1,93 @@ +#2015 by tmoe, id10101 (and the internet :) ) + +#Name of the binary/project +TARGET=hello + +#Known issues: +#obj dir is not actually used, obj's are placed under source + +#Tools +CROSS_COMPILE=arm-none-eabi- +CC=$(CROSS_COMPILE)gcc +OBJCOPY=$(CROSS_COMPILE)objcopy +GDB=$(CROSS_COMPILE)gdb + +MKDIR=mkdir -p +RM=rm -f +RMDIR=rm -rf +STUTIL=utils/st-util-daemon.sh + +#Directories +SOURCE_DIR=./src +OBJ_DIR=./obj # not used yet +BUILD_DIR=./build +LIB_DIR=./libs + +#Architecture flags +FP_FLAGS?=-mfpu=fpv4-sp-d16 -mfloat-abi=softfp +ARCH_FLAGS=-mthumb -mcpu=cortex-m4 $(FP_FLAGS) + +#Compiler, Linker Options +CPPFLAGS=-I$(LIB_DIR)/BSP -I$(LIB_DIR)/sGUI +CFLAGS=$(ARCH_FLAGS) -O0 -ffunction-sections -fdata-sections -g +LDFLAGS=-Wl,--start-group -lm -Wl,--end-group -static -Wl,-cref,-u,Reset_Handler +LDFLAGS+=-Wl,-Map=$(BUILD_DIR)/$(TARGET).map +LDFLAGS+=-Wl,--gc-sections -Wl,--defsym=malloc_getpagesize_P=0x1000 + +#Finding Input files +CFILES=$(shell find $(SOURCE_DIR) -name '*.c') +#CFILES=$(notdir $(wildcard $(SOURCE_DIR)/*.c)) +SFILES=$(SOURCE_DIR)/startup.s + +#Generate corresponding obj names +SOBJS=$(SFILES:.s=.o) +COBJS=$(CFILES:.c=.o) +OBJS=$(SOBJS) $(COBJS) + +#Keep the objects files +.SECONDARY: $(OBJS) + +#Mark targets which are not "file-targets" +.PHONY: all debug flash clean + +# List of all binaries to build +all: $(BUILD_DIR)/$(TARGET).elf $(BUILD_DIR)/$(TARGET).bin + +start: + $(STUTIL) start + +stop: + $(STUTIL) stop + +#objects to elf +%.elf : $(OBJS) + @echo Linking... + $(MKDIR) $(BUILD_DIR) + $(CC) -o $@ $(CFLAGS) $(CPPFLAGS) $(LDFLAGS) -T./utils/stm32f4_flash.ld $^ + +#elf to binary +%.bin: %.elf + $(OBJCOPY) -O binary $< $@ + +#Asm files to objects +%.o: %.s + @echo Assembling $<... + $(CC) -x assembler-with-cpp $(CFLAGS) $(CPPFLAGS) -c $< -o $@ + +#C files to objects +%.o: %.c + @echo Compiling $<... + $(CC) $(CFLAGS) $(CPPFLAGS) -c -o $@ $< + +#Clean Obj files and builded stuff +clean: + $(RMDIR) $(BUILD_DIR) $(OBJ_DIR) + $(RM) $(SOURCE_DIR)/*.o + +#Debug target: starts the st-util server and gdb and leaves it open +debug: start all + $(GDB) $(BUILD_DIR)/$(TARGET).elf -x ./utils/gdb.script + +#Flash target: starts the st-util server flashes the elf with gdb and exits afterwards +flash: start all + $(GDB) $(BUILD_DIR)/$(TARGET).elf -x ./utils/gdb.script -batch diff --git a/libs/BSP/arm_common_tables.h b/libs/BSP/arm_common_tables.h new file mode 100644 index 0000000..9c37ab4 --- /dev/null +++ b/libs/BSP/arm_common_tables.h @@ -0,0 +1,93 @@ +/* ---------------------------------------------------------------------- +* Copyright (C) 2010-2013 ARM Limited. All rights reserved. +* +* $Date: 17. January 2013 +* $Revision: V1.4.1 +* +* Project: CMSIS DSP Library +* Title: arm_common_tables.h +* +* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions +* +* Target Processor: Cortex-M4/Cortex-M3 +* +* Redistribution and use in source and binary forms, with or without +* modification, are permitted provided that the following conditions +* are met: +* - Redistributions of source code must retain the above copyright +* notice, this list of conditions and the following disclaimer. +* - Redistributions in binary form must reproduce the above copyright +* notice, this list of conditions and the following disclaimer in +* the documentation and/or other materials provided with the +* distribution. +* - Neither the name of ARM LIMITED nor the names of its contributors +* may be used to endorse or promote products derived from this +* software without specific prior written permission. +* +* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE +* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, +* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, +* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT +* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN +* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +* POSSIBILITY OF SUCH DAMAGE. +* -------------------------------------------------------------------- */ + +#ifndef _ARM_COMMON_TABLES_H +#define _ARM_COMMON_TABLES_H + +#include "arm_math.h" + +extern const uint16_t armBitRevTable[1024]; +extern const q15_t armRecipTableQ15[64]; +extern const q31_t armRecipTableQ31[64]; +extern const q31_t realCoefAQ31[1024]; +extern const q31_t realCoefBQ31[1024]; +extern const float32_t twiddleCoef_16[32]; +extern const float32_t twiddleCoef_32[64]; +extern const float32_t twiddleCoef_64[128]; +extern const float32_t twiddleCoef_128[256]; +extern const float32_t twiddleCoef_256[512]; +extern const float32_t twiddleCoef_512[1024]; +extern const float32_t twiddleCoef_1024[2048]; +extern const float32_t twiddleCoef_2048[4096]; +extern const float32_t twiddleCoef_4096[8192]; +#define twiddleCoef twiddleCoef_4096 +extern const q31_t twiddleCoefQ31[6144]; +extern const q15_t twiddleCoefQ15[6144]; +extern const float32_t twiddleCoef_rfft_32[32]; +extern const float32_t twiddleCoef_rfft_64[64]; +extern const float32_t twiddleCoef_rfft_128[128]; +extern const float32_t twiddleCoef_rfft_256[256]; +extern const float32_t twiddleCoef_rfft_512[512]; +extern const float32_t twiddleCoef_rfft_1024[1024]; +extern const float32_t twiddleCoef_rfft_2048[2048]; +extern const float32_t twiddleCoef_rfft_4096[4096]; + + +#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20 ) +#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48 ) +#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56 ) +#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 ) +#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 ) +#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 ) +#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800) +#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808) +#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032) + +extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH]; +extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH]; + +#endif /* ARM_COMMON_TABLES_H */ diff --git a/libs/BSP/arm_const_structs.h b/libs/BSP/arm_const_structs.h new file mode 100644 index 0000000..406f737 --- /dev/null +++ b/libs/BSP/arm_const_structs.h @@ -0,0 +1,85 @@ +/* ---------------------------------------------------------------------- +* Copyright (C) 2010-2013 ARM Limited. All rights reserved. +* +* $Date: 17. January 2013 +* $Revision: V1.4.1 +* +* Project: CMSIS DSP Library +* Title: arm_const_structs.h +* +* Description: This file has constant structs that are initialized for +* user convenience. For example, some can be given as +* arguments to the arm_cfft_f32() function. +* +* Target Processor: Cortex-M4/Cortex-M3 +* +* Redistribution and use in source and binary forms, with or without +* modification, are permitted provided that the following conditions +* are met: +* - Redistributions of source code must retain the above copyright +* notice, this list of conditions and the following disclaimer. +* - Redistributions in binary form must reproduce the above copyright +* notice, this list of conditions and the following disclaimer in +* the documentation and/or other materials provided with the +* distribution. +* - Neither the name of ARM LIMITED nor the names of its contributors +* may be used to endorse or promote products derived from this +* software without specific prior written permission. +* +* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE +* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, +* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, +* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT +* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN +* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +* POSSIBILITY OF SUCH DAMAGE. +* -------------------------------------------------------------------- */ + +#ifndef _ARM_CONST_STRUCTS_H +#define _ARM_CONST_STRUCTS_H + +#include "arm_math.h" +#include "arm_common_tables.h" + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 = { + 16, twiddleCoef_16, armBitRevIndexTable16, ARMBITREVINDEXTABLE__16_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 = { + 32, twiddleCoef_32, armBitRevIndexTable32, ARMBITREVINDEXTABLE__32_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 = { + 64, twiddleCoef_64, armBitRevIndexTable64, ARMBITREVINDEXTABLE__64_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 = { + 128, twiddleCoef_128, armBitRevIndexTable128, ARMBITREVINDEXTABLE_128_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 = { + 256, twiddleCoef_256, armBitRevIndexTable256, ARMBITREVINDEXTABLE_256_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 = { + 512, twiddleCoef_512, armBitRevIndexTable512, ARMBITREVINDEXTABLE_512_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 = { + 1024, twiddleCoef_1024, armBitRevIndexTable1024, ARMBITREVINDEXTABLE1024_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 = { + 2048, twiddleCoef_2048, armBitRevIndexTable2048, ARMBITREVINDEXTABLE2048_TABLE_LENGTH + }; + + const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 = { + 4096, twiddleCoef_4096, armBitRevIndexTable4096, ARMBITREVINDEXTABLE4096_TABLE_LENGTH + }; + +#endif diff --git a/libs/BSP/arm_math.h b/libs/BSP/arm_math.h new file mode 100644 index 0000000..59662ae --- /dev/null +++ b/libs/BSP/arm_math.h @@ -0,0 +1,7306 @@ +/* ---------------------------------------------------------------------- +* Copyright (C) 2010-2013 ARM Limited. All rights reserved. +* +* $Date: 17. January 2013 +* $Revision: V1.4.1 +* +* Project: CMSIS DSP Library +* Title: arm_math.h +* +* Description: Public header file for CMSIS DSP Library +* +* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0 +* +* Redistribution and use in source and binary forms, with or without +* modification, are permitted provided that the following conditions +* are met: +* - Redistributions of source code must retain the above copyright +* notice, this list of conditions and the following disclaimer. +* - Redistributions in binary form must reproduce the above copyright +* notice, this list of conditions and the following disclaimer in +* the documentation and/or other materials provided with the +* distribution. +* - Neither the name of ARM LIMITED nor the names of its contributors +* may be used to endorse or promote products derived from this +* software without specific prior written permission. +* +* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE +* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, +* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, +* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT +* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN +* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +* POSSIBILITY OF SUCH DAMAGE. + * -------------------------------------------------------------------- */ + +/** + \mainpage CMSIS DSP Software Library + * + * Introduction + * + * This user manual describes the CMSIS DSP software library, + * a suite of common signal processing functions for use on Cortex-M processor based devices. + * + * The library is divided into a number of functions each covering a specific category: + * - Basic math functions + * - Fast math functions + * - Complex math functions + * - Filters + * - Matrix functions + * - Transforms + * - Motor control functions + * - Statistical functions + * - Support functions + * - Interpolation functions + * + * The library has separate functions for operating on 8-bit integers, 16-bit integers, + * 32-bit integer and 32-bit floating-point values. + * + * Using the Library + * + * The library installer contains prebuilt versions of the libraries in the Lib folder. + * - arm_cortexM4lf_math.lib (Little endian and Floating Point Unit on Cortex-M4) + * - arm_cortexM4bf_math.lib (Big endian and Floating Point Unit on Cortex-M4) + * - arm_cortexM4l_math.lib (Little endian on Cortex-M4) + * - arm_cortexM4b_math.lib (Big endian on Cortex-M4) + * - arm_cortexM3l_math.lib (Little endian on Cortex-M3) + * - arm_cortexM3b_math.lib (Big endian on Cortex-M3) + * - arm_cortexM0l_math.lib (Little endian on Cortex-M0) + * - arm_cortexM0b_math.lib (Big endian on Cortex-M3) + * + * The library functions are declared in the public file arm_math.h which is placed in the Include folder. + * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single + * public header file arm_math.h for Cortex-M4/M3/M0 with little endian and big endian. Same header file will be used for floating point unit(FPU) variants. + * Define the appropriate pre processor MACRO ARM_MATH_CM4 or ARM_MATH_CM3 or + * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application. + * + * Examples + * + * The library ships with a number of examples which demonstrate how to use the library functions. + * + * Toolchain Support + * + * The library has been developed and tested with MDK-ARM version 4.60. + * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly. + * + * Building the Library + * + * The library installer contains project files to re build libraries on MDK Tool chain in the CMSIS\\DSP_Lib\\Source\\ARM folder. + * - arm_cortexM0b_math.uvproj + * - arm_cortexM0l_math.uvproj + * - arm_cortexM3b_math.uvproj + * - arm_cortexM3l_math.uvproj + * - arm_cortexM4b_math.uvproj + * - arm_cortexM4l_math.uvproj + * - arm_cortexM4bf_math.uvproj + * - arm_cortexM4lf_math.uvproj + * + * + * The project can be built by opening the appropriate project in MDK-ARM 4.60 chain and defining the optional pre processor MACROs detailed above. + * + * Pre-processor Macros + * + * Each library project have differant pre-processor macros. + * + * - UNALIGNED_SUPPORT_DISABLE: + * + * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory access + * + * - ARM_MATH_BIG_ENDIAN: + * + * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets. + * + * - ARM_MATH_MATRIX_CHECK: + * + * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices + * + * - ARM_MATH_ROUNDING: + * + * Define macro ARM_MATH_ROUNDING for rounding on support functions + * + * - ARM_MATH_CMx: + * + * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for building library on Cortex-M3 target + * and ARM_MATH_CM0 for building library on cortex-M0 target, ARM_MATH_CM0PLUS for building library on cortex-M0+ target. + * + * - __FPU_PRESENT: + * + * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for M4bf and M4lf libraries + * + * Copyright Notice + * + * Copyright (C) 2010-2013 ARM Limited. All rights reserved. + */ + + +/** + * @defgroup groupMath Basic Math Functions + */ + +/** + * @defgroup groupFastMath Fast Math Functions + * This set of functions provides a fast approximation to sine, cosine, and square root. + * As compared to most of the other functions in the CMSIS math library, the fast math functions + * operate on individual values and not arrays. + * There are separate functions for Q15, Q31, and floating-point data. + * + */ + +/** + * @defgroup groupCmplxMath Complex Math Functions + * This set of functions operates on complex data vectors. + * The data in the complex arrays is stored in an interleaved fashion + * (real, imag, real, imag, ...). + * In the API functions, the number of samples in a complex array refers + * to the number of complex values; the array contains twice this number of + * real values. + */ + +/** + * @defgroup groupFilters Filtering Functions + */ + +/** + * @defgroup groupMatrix Matrix Functions + * + * This set of functions provides basic matrix math operations. + * The functions operate on matrix data structures. For example, + * the type + * definition for the floating-point matrix structure is shown + * below: + * 
+ *     typedef struct
+ *     {
+ *       uint16_t numRows;     // number of rows of the matrix.
+ *       uint16_t numCols;     // number of columns of the matrix.
+ *       float32_t *pData;     // points to the data of the matrix.
+ *     } arm_matrix_instance_f32;
+ *
+ * There are similar definitions for Q15 and Q31 data types. + * + * The structure specifies the size of the matrix and then points to + * an array of data. The array is of size numRows X numCols + * and the values are arranged in row order. That is, the + * matrix element (i, j) is stored at: + * 
+ *     pData[i*numCols + j]
+ *
+ * + * \par Init Functions + * There is an associated initialization function for each type of matrix + * data structure. + * The initialization function sets the values of the internal structure fields. + * Refer to the function arm_mat_init_f32(), arm_mat_init_q31() + * and arm_mat_init_q15() for floating-point, Q31 and Q15 types, respectively. + * + * \par + * Use of the initialization function is optional. However, if initialization function is used + * then the instance structure cannot be placed into a const data section. + * To place the instance structure in a const data + * section, manually initialize the data structure. For example: + * 
+ * arm_matrix_instance_f32 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q31 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q15 S = {nRows, nColumns, pData};
+ *
+ * where nRows specifies the number of rows, nColumns + * specifies the number of columns, and pData points to the + * data array. + * + * \par Size Checking + * By default all of the matrix functions perform size checking on the input and + * output matrices. For example, the matrix addition function verifies that the + * two input matrices and the output matrix all have the same number of rows and + * columns. If the size check fails the functions return: + * 
+ *     ARM_MATH_SIZE_MISMATCH
+ *
+ * Otherwise the functions return + * 
+ *     ARM_MATH_SUCCESS
+ *
+ * There is some overhead associated with this matrix size checking. + * The matrix size checking is enabled via the \#define + * 
+ *     ARM_MATH_MATRIX_CHECK
+ *
+ * within the library project settings. By default this macro is defined + * and size checking is enabled. By changing the project settings and + * undefining this macro size checking is eliminated and the functions + * run a bit faster. With size checking disabled the functions always + * return ARM_MATH_SUCCESS. + */ + +/** + * @defgroup groupTransforms Transform Functions + */ + +/** + * @defgroup groupController Controller Functions + */ + +/** + * @defgroup groupStats Statistics Functions + */ +/** + * @defgroup groupSupport Support Functions + */ + +/** + * @defgroup groupInterpolation Interpolation Functions + * These functions perform 1- and 2-dimensional interpolation of data. + * Linear interpolation is used for 1-dimensional data and + * bilinear interpolation is used for 2-dimensional data. + */ + +/** + * @defgroup groupExamples Examples + */ +#ifndef _ARM_MATH_H +#define _ARM_MATH_H + +#define __CMSIS_GENERIC /* disable NVIC and Systick functions */ + +#if defined (ARM_MATH_CM4) +#include "core_cm4.h" +#elif defined (ARM_MATH_CM3) +#include "core_cm3.h" +#elif defined (ARM_MATH_CM0) +#include "core_cm0.h" +#define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_CM0PLUS) +#include "core_cm0plus.h" +#define ARM_MATH_CM0_FAMILY +#else +#include "ARMCM4.h" +#warning "Define either ARM_MATH_CM4 OR ARM_MATH_CM3...By Default building on ARM_MATH_CM4....." +#endif + +#undef __CMSIS_GENERIC /* enable NVIC and Systick functions */ +#include "string.h" +#include "math.h" +#ifdef __cplusplus +extern "C" +{ +#endif + + + /** + * @brief Macros required for reciprocal calculation in Normalized LMS + */ + +#define DELTA_Q31 (0x100) +#define DELTA_Q15 0x5 +#define INDEX_MASK 0x0000003F +#ifndef PI +#define PI 3.14159265358979f +#endif + + /** + * @brief Macros required for SINE and COSINE Fast math approximations + */ + +#define TABLE_SIZE 256 +#define TABLE_SPACING_Q31 0x800000 +#define TABLE_SPACING_Q15 0x80 + + /** + * @brief Macros required for SINE and COSINE Controller functions + */ + /* 1.31(q31) Fixed value of 2/360 */ + /* -1 to +1 is divided into 360 values so total spacing is (2/360) */ +#define INPUT_SPACING 0xB60B61 + + /** + * @brief Macro for Unaligned Support + */ +#ifndef UNALIGNED_SUPPORT_DISABLE + #define ALIGN4 +#else + #if defined (__GNUC__) + #define ALIGN4 __attribute__((aligned(4))) + #else + #define ALIGN4 __align(4) + #endif +#endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */ + + /** + * @brief Error status returned by some functions in the library. + */ + + typedef enum + { + ARM_MATH_SUCCESS = 0, /**< No error */ + ARM_MATH_ARGUMENT_ERROR = -1, /**< One or more arguments are incorrect */ + ARM_MATH_LENGTH_ERROR = -2, /**< Length of data buffer is incorrect */ + ARM_MATH_SIZE_MISMATCH = -3, /**< Size of matrices is not compatible with the operation. */ + ARM_MATH_NANINF = -4, /**< Not-a-number (NaN) or infinity is generated */ + ARM_MATH_SINGULAR = -5, /**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. */ + ARM_MATH_TEST_FAILURE = -6 /**< Test Failed */ + } arm_status; + + /** + * @brief 8-bit fractional data type in 1.7 format. + */ + typedef int8_t q7_t; + + /** + * @brief 16-bit fractional data type in 1.15 format. + */ + typedef int16_t q15_t; + + /** + * @brief 32-bit fractional data type in 1.31 format. + */ + typedef int32_t q31_t; + + /** + * @brief 64-bit fractional data type in 1.63 format. + */ + typedef int64_t q63_t; + + /** + * @brief 32-bit floating-point type definition. + */ + typedef float float32_t; + + /** + * @brief 64-bit floating-point type definition. + */ + typedef double float64_t; + + /** + * @brief definition to read/write two 16 bit values. + */ +#if defined __CC_ARM +#define __SIMD32_TYPE int32_t __packed +#define CMSIS_UNUSED __attribute__((unused)) +#elif defined __ICCARM__ +#define CMSIS_UNUSED +#define __SIMD32_TYPE int32_t __packed +#elif defined __GNUC__ +#define __SIMD32_TYPE int32_t +#define CMSIS_UNUSED __attribute__((unused)) +#else +#error Unknown compiler +#endif + +#define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr)) +#define __SIMD32_CONST(addr) ((__SIMD32_TYPE *)(addr)) + +#define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE *) (addr)) + +#define __SIMD64(addr) (*(int64_t **) & (addr)) + +#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) + /** + * @brief definition to pack two 16 bit values. + */ +#define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | \ + (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) ) +#define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | \ + (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) ) + +#endif + + + /** + * @brief definition to pack four 8 bit values. + */ +#ifndef ARM_MATH_BIG_ENDIAN + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v3) << 24) & (int32_t)0xFF000000) ) +#else + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v2) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v0) << 24) & (int32_t)0xFF000000) ) + +#endif + + + /** + * @brief Clips Q63 to Q31 values. + */ + static __INLINE q31_t clip_q63_to_q31( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x; + } + + /** + * @brief Clips Q63 to Q15 values. + */ + static __INLINE q15_t clip_q63_to_q15( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15); + } + + /** + * @brief Clips Q31 to Q7 values. + */ + static __INLINE q7_t clip_q31_to_q7( + q31_t x) + { + return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ? + ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x; + } + + /** + * @brief Clips Q31 to Q15 values. + */ + static __INLINE q15_t clip_q31_to_q15( + q31_t x) + { + return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ? + ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x; + } + + /** + * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format. + */ + + static __INLINE q63_t mult32x64( + q63_t x, + q31_t y) + { + return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) + + (((q63_t) (x >> 32) * y))); + } + + +#if defined (ARM_MATH_CM0_FAMILY) && defined ( __CC_ARM ) +#define __CLZ __clz +#endif + +#if defined (ARM_MATH_CM0_FAMILY) && ((defined (__ICCARM__)) ||(defined (__GNUC__)) || defined (__TASKING__) ) + + static __INLINE uint32_t __CLZ( + q31_t data); + + + static __INLINE uint32_t __CLZ( + q31_t data) + { + uint32_t count = 0; + uint32_t mask = 0x80000000; + + while((data & mask) == 0) + { + count += 1u; + mask = mask >> 1u; + } + + return (count); + + } + +#endif + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type. + */ + + static __INLINE uint32_t arm_recip_q31( + q31_t in, + q31_t * dst, + q31_t * pRecipTable) + { + + uint32_t out, tempVal; + uint32_t index, i; + uint32_t signBits; + + if(in > 0) + { + signBits = __CLZ(in) - 1; + } + else + { + signBits = __CLZ(-in) - 1; + } + + /* Convert input sample to 1.31 format */ + in = in << signBits; + + /* calculation of index for initial approximated Val */ + index = (uint32_t) (in >> 24u); + index = (index & INDEX_MASK); + + /* 1.31 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0u; i < 2u; i++) + { + tempVal = (q31_t) (((q63_t) in * out) >> 31u); + tempVal = 0x7FFFFFFF - tempVal; + /* 1.31 with exp 1 */ + //out = (q31_t) (((q63_t) out * tempVal) >> 30u); + out = (q31_t) clip_q63_to_q31(((q63_t) out * tempVal) >> 30u); + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1u); + + } + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type. + */ + static __INLINE uint32_t arm_recip_q15( + q15_t in, + q15_t * dst, + q15_t * pRecipTable) + { + + uint32_t out = 0, tempVal = 0; + uint32_t index = 0, i = 0; + uint32_t signBits = 0; + + if(in > 0) + { + signBits = __CLZ(in) - 17; + } + else + { + signBits = __CLZ(-in) - 17; + } + + /* Convert input sample to 1.15 format */ + in = in << signBits; + + /* calculation of index for initial approximated Val */ + index = in >> 8; + index = (index & INDEX_MASK); + + /* 1.15 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0; i < 2; i++) + { + tempVal = (q15_t) (((q31_t) in * out) >> 15); + tempVal = 0x7FFF - tempVal; + /* 1.15 with exp 1 */ + out = (q15_t) (((q31_t) out * tempVal) >> 14); + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1); + + } + + + /* + * @brief C custom defined intrinisic function for only M0 processors + */ +#if defined(ARM_MATH_CM0_FAMILY) + + static __INLINE q31_t __SSAT( + q31_t x, + uint32_t y) + { + int32_t posMax, negMin; + uint32_t i; + + posMax = 1; + for (i = 0; i < (y - 1); i++) + { + posMax = posMax * 2; + } + + if(x > 0) + { + posMax = (posMax - 1); + + if(x > posMax) + { + x = posMax; + } + } + else + { + negMin = -posMax; + + if(x < negMin) + { + x = negMin; + } + } + return (x); + + + } + +#endif /* end of ARM_MATH_CM0_FAMILY */ + + + + /* + * @brief C custom defined intrinsic function for M3 and M0 processors + */ +#if defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) + + /* + * @brief C custom defined QADD8 for M3 and M0 processors + */ + static __INLINE q31_t __QADD8( + q31_t x, + q31_t y) + { + + q31_t sum; + q7_t r, s, t, u; + + r = (q7_t) x; + s = (q7_t) y; + + r = __SSAT((q31_t) (r + s), 8); + s = __SSAT(((q31_t) (((x << 16) >> 24) + ((y << 16) >> 24))), 8); + t = __SSAT(((q31_t) (((x << 8) >> 24) + ((y << 8) >> 24))), 8); + u = __SSAT(((q31_t) ((x >> 24) + (y >> 24))), 8); + + sum = + (((q31_t) u << 24) & 0xFF000000) | (((q31_t) t << 16) & 0x00FF0000) | + (((q31_t) s << 8) & 0x0000FF00) | (r & 0x000000FF); + + return sum; + + } + + /* + * @brief C custom defined QSUB8 for M3 and M0 processors + */ + static __INLINE q31_t __QSUB8( + q31_t x, + q31_t y) + { + + q31_t sum; + q31_t r, s, t, u; + + r = (q7_t) x; + s = (q7_t) y; + + r = __SSAT((r - s), 8); + s = __SSAT(((q31_t) (((x << 16) >> 24) - ((y << 16) >> 24))), 8) << 8; + t = __SSAT(((q31_t) (((x << 8) >> 24) - ((y << 8) >> 24))), 8) << 16; + u = __SSAT(((q31_t) ((x >> 24) - (y >> 24))), 8) << 24; + + sum = + (u & 0xFF000000) | (t & 0x00FF0000) | (s & 0x0000FF00) | (r & + 0x000000FF); + + return sum; + } + + /* + * @brief C custom defined QADD16 for M3 and M0 processors + */ + + /* + * @brief C custom defined QADD16 for M3 and M0 processors + */ + static __INLINE q31_t __QADD16( + q31_t x, + q31_t y) + { + + q31_t sum; + q31_t r, s; + + r = (short) x; + s = (short) y; + + r = __SSAT(r + s, 16); + s = __SSAT(((q31_t) ((x >> 16) + (y >> 16))), 16) << 16; + + sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); + + return sum; + + } + + /* + * @brief C custom defined SHADD16 for M3 and M0 processors + */ + static __INLINE q31_t __SHADD16( + q31_t x, + q31_t y) + { + + q31_t sum; + q31_t r, s; + + r = (short) x; + s = (short) y; + + r = ((r >> 1) + (s >> 1)); + s = ((q31_t) ((x >> 17) + (y >> 17))) << 16; + + sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); + + return sum; + + } + + /* + * @brief C custom defined QSUB16 for M3 and M0 processors + */ + static __INLINE q31_t __QSUB16( + q31_t x, + q31_t y) + { + + q31_t sum; + q31_t r, s; + + r = (short) x; + s = (short) y; + + r = __SSAT(r - s, 16); + s = __SSAT(((q31_t) ((x >> 16) - (y >> 16))), 16) << 16; + + sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); + + return sum; + } + + /* + * @brief C custom defined SHSUB16 for M3 and M0 processors + */ + static __INLINE q31_t __SHSUB16( + q31_t x, + q31_t y) + { + + q31_t diff; + q31_t r, s; + + r = (short) x; + s = (short) y; + + r = ((r >> 1) - (s >> 1)); + s = (((x >> 17) - (y >> 17)) << 16); + + diff = (s & 0xFFFF0000) | (r & 0x0000FFFF); + + return diff; + } + + /* + * @brief C custom defined QASX for M3 and M0 processors + */ + static __INLINE q31_t __QASX( + q31_t x, + q31_t y) + { + + q31_t sum = 0; + + sum = + ((sum + + clip_q31_to_q15((q31_t) ((short) (x >> 16) + (short) y))) << 16) + + clip_q31_to_q15((q31_t) ((short) x - (short) (y >> 16))); + + return sum; + } + + /* + * @brief C custom defined SHASX for M3 and M0 processors + */ + static __INLINE q31_t __SHASX( + q31_t x, + q31_t y) + { + + q31_t sum; + q31_t r, s; + + r = (short) x; + s = (short) y; + + r = ((r >> 1) - (y >> 17)); + s = (((x >> 17) + (s >> 1)) << 16); + + sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); + + return sum; + } + + + /* + * @brief C custom defined QSAX for M3 and M0 processors + */ + static __INLINE q31_t __QSAX( + q31_t x, + q31_t y) + { + + q31_t sum = 0; + + sum = + ((sum + + clip_q31_to_q15((q31_t) ((short) (x >> 16) - (short) y))) << 16) + + clip_q31_to_q15((q31_t) ((short) x + (short) (y >> 16))); + + return sum; + } + + /* + * @brief C custom defined SHSAX for M3 and M0 processors + */ + static __INLINE q31_t __SHSAX( + q31_t x, + q31_t y) + { + + q31_t sum; + q31_t r, s; + + r = (short) x; + s = (short) y; + + r = ((r >> 1) + (y >> 17)); + s = (((x >> 17) - (s >> 1)) << 16); + + sum = (s & 0xFFFF0000) | (r & 0x0000FFFF); + + return sum; + } + + /* + * @brief C custom defined SMUSDX for M3 and M0 processors + */ + static __INLINE q31_t __SMUSDX( + q31_t x, + q31_t y) + { + + return ((q31_t) (((short) x * (short) (y >> 16)) - + ((short) (x >> 16) * (short) y))); + } + + /* + * @brief C custom defined SMUADX for M3 and M0 processors + */ + static __INLINE q31_t __SMUADX( + q31_t x, + q31_t y) + { + + return ((q31_t) (((short) x * (short) (y >> 16)) + + ((short) (x >> 16) * (short) y))); + } + + /* + * @brief C custom defined QADD for M3 and M0 processors + */ + static __INLINE q31_t __QADD( + q31_t x, + q31_t y) + { + return clip_q63_to_q31((q63_t) x + y); + } + + /* + * @brief C custom defined QSUB for M3 and M0 processors + */ + static __INLINE q31_t __QSUB( + q31_t x, + q31_t y) + { + return clip_q63_to_q31((q63_t) x - y); + } + + /* + * @brief C custom defined SMLAD for M3 and M0 processors + */ + static __INLINE q31_t __SMLAD( + q31_t x, + q31_t y, + q31_t sum) + { + + return (sum + ((short) (x >> 16) * (short) (y >> 16)) + + ((short) x * (short) y)); + } + + /* + * @brief C custom defined SMLADX for M3 and M0 processors + */ + static __INLINE q31_t __SMLADX( + q31_t x, + q31_t y, + q31_t sum) + { + + return (sum + ((short) (x >> 16) * (short) (y)) + + ((short) x * (short) (y >> 16))); + } + + /* + * @brief C custom defined SMLSDX for M3 and M0 processors + */ + static __INLINE q31_t __SMLSDX( + q31_t x, + q31_t y, + q31_t sum) + { + + return (sum - ((short) (x >> 16) * (short) (y)) + + ((short) x * (short) (y >> 16))); + } + + /* + * @brief C custom defined SMLALD for M3 and M0 processors + */ + static __INLINE q63_t __SMLALD( + q31_t x, + q31_t y, + q63_t sum) + { + + return (sum + ((short) (x >> 16) * (short) (y >> 16)) + + ((short) x * (short) y)); + } + + /* + * @brief C custom defined SMLALDX for M3 and M0 processors + */ + static __INLINE q63_t __SMLALDX( + q31_t x, + q31_t y, + q63_t sum) + { + + return (sum + ((short) (x >> 16) * (short) y)) + + ((short) x * (short) (y >> 16)); + } + + /* + * @brief C custom defined SMUAD for M3 and M0 processors + */ + static __INLINE q31_t __SMUAD( + q31_t x, + q31_t y) + { + + return (((x >> 16) * (y >> 16)) + + (((x << 16) >> 16) * ((y << 16) >> 16))); + } + + /* + * @brief C custom defined SMUSD for M3 and M0 processors + */ + static __INLINE q31_t __SMUSD( + q31_t x, + q31_t y) + { + + return (-((x >> 16) * (y >> 16)) + + (((x << 16) >> 16) * ((y << 16) >> 16))); + } + + + /* + * @brief C custom defined SXTB16 for M3 and M0 processors + */ + static __INLINE q31_t __SXTB16( + q31_t x) + { + + return ((((x << 24) >> 24) & 0x0000FFFF) | + (((x << 8) >> 8) & 0xFFFF0000)); + } + + +#endif /* defined (ARM_MATH_CM3) || defined (ARM_MATH_CM0_FAMILY) */ + + + /** + * @brief Instance structure for the Q7 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q7_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q7; + + /** + * @brief Instance structure for the Q15 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_f32; + + + /** + * @brief Processing function for the Q7 FIR filter. + * @param[in] *S points to an instance of the Q7 FIR filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_q7( + const arm_fir_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 FIR filter. + * @param[in,out] *S points to an instance of the Q7 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of samples that are processed. + * @return none + */ + void arm_fir_init_q7( + arm_fir_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR filter. + * @param[in] *S points to an instance of the Q15 FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] *S points to an instance of the Q15 FIR filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_fast_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q15 FIR filter. + * @param[in,out] *S points to an instance of the Q15 FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. Must be even and greater than or equal to 4. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + * @return The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_ARGUMENT_ERROR if + * numTaps is not a supported value. + */ + + arm_status arm_fir_init_q15( + arm_fir_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR filter. + * @param[in] *S points to an instance of the Q31 FIR filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] *S points to an instance of the Q31 FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_fast_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q31 FIR filter. + * @param[in,out] *S points to an instance of the Q31 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + * @return none. + */ + void arm_fir_init_q31( + arm_fir_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + /** + * @brief Processing function for the floating-point FIR filter. + * @param[in] *S points to an instance of the floating-point FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_f32( + const arm_fir_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the floating-point FIR filter. + * @param[in,out] *S points to an instance of the floating-point FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + * @return none. + */ + void arm_fir_init_f32( + arm_fir_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 Biquad cascade filter. + */ + typedef struct + { + int8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q15_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q15_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + int8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + + } arm_biquad_casd_df1_inst_q15; + + + /** + * @brief Instance structure for the Q31 Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q31_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + + } arm_biquad_casd_df1_inst_q31; + + /** + * @brief Instance structure for the floating-point Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + + + } arm_biquad_casd_df1_inst_f32; + + + + /** + * @brief Processing function for the Q15 Biquad cascade filter. + * @param[in] *S points to an instance of the Q15 Biquad cascade structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cascade_df1_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q15 Biquad cascade filter. + * @param[in,out] *S points to an instance of the Q15 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + * @return none + */ + + void arm_biquad_cascade_df1_init_q15( + arm_biquad_casd_df1_inst_q15 * S, + uint8_t numStages, + q15_t * pCoeffs, + q15_t * pState, + int8_t postShift); + + + /** + * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] *S points to an instance of the Q15 Biquad cascade structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cascade_df1_fast_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 Biquad cascade filter + * @param[in] *S points to an instance of the Q31 Biquad cascade structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cascade_df1_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] *S points to an instance of the Q31 Biquad cascade structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cascade_df1_fast_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q31 Biquad cascade filter. + * @param[in,out] *S points to an instance of the Q31 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + * @return none + */ + + void arm_biquad_cascade_df1_init_q31( + arm_biquad_casd_df1_inst_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q31_t * pState, + int8_t postShift); + + /** + * @brief Processing function for the floating-point Biquad cascade filter. + * @param[in] *S points to an instance of the floating-point Biquad cascade structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cascade_df1_f32( + const arm_biquad_casd_df1_inst_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the floating-point Biquad cascade filter. + * @param[in,out] *S points to an instance of the floating-point Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @return none + */ + + void arm_biquad_cascade_df1_init_f32( + arm_biquad_casd_df1_inst_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float32_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f32; + + /** + * @brief Instance structure for the Q15 matrix structure. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q15_t *pData; /**< points to the data of the matrix. */ + + } arm_matrix_instance_q15; + + /** + * @brief Instance structure for the Q31 matrix structure. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q31_t *pData; /**< points to the data of the matrix. */ + + } arm_matrix_instance_q31; + + + + /** + * @brief Floating-point matrix addition. + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_add_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + /** + * @brief Q15 matrix addition. + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_add_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + /** + * @brief Q31 matrix addition. + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_add_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix transpose. + * @param[in] *pSrc points to the input matrix + * @param[out] *pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_trans_f32( + const arm_matrix_instance_f32 * pSrc, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix transpose. + * @param[in] *pSrc points to the input matrix + * @param[out] *pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_trans_q15( + const arm_matrix_instance_q15 * pSrc, + arm_matrix_instance_q15 * pDst); + + /** + * @brief Q31 matrix transpose. + * @param[in] *pSrc points to the input matrix + * @param[out] *pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_trans_q31( + const arm_matrix_instance_q31 * pSrc, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix multiplication + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + /** + * @brief Q15 matrix multiplication + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @param[in] *pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + /** + * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @param[in] *pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_mult_fast_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + /** + * @brief Q31 matrix multiplication + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + /** + * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_mult_fast_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix subtraction + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_sub_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + /** + * @brief Q15 matrix subtraction + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_sub_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + /** + * @brief Q31 matrix subtraction + * @param[in] *pSrcA points to the first input matrix structure + * @param[in] *pSrcB points to the second input matrix structure + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_sub_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + /** + * @brief Floating-point matrix scaling. + * @param[in] *pSrc points to the input matrix + * @param[in] scale scale factor + * @param[out] *pDst points to the output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_scale_f32( + const arm_matrix_instance_f32 * pSrc, + float32_t scale, + arm_matrix_instance_f32 * pDst); + + /** + * @brief Q15 matrix scaling. + * @param[in] *pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] *pDst points to output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_scale_q15( + const arm_matrix_instance_q15 * pSrc, + q15_t scaleFract, + int32_t shift, + arm_matrix_instance_q15 * pDst); + + /** + * @brief Q31 matrix scaling. + * @param[in] *pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] *pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + + arm_status arm_mat_scale_q31( + const arm_matrix_instance_q31 * pSrc, + q31_t scaleFract, + int32_t shift, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix initialization. + * @param[in,out] *S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] *pData points to the matrix data array. + * @return none + */ + + void arm_mat_init_q31( + arm_matrix_instance_q31 * S, + uint16_t nRows, + uint16_t nColumns, + q31_t * pData); + + /** + * @brief Q15 matrix initialization. + * @param[in,out] *S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] *pData points to the matrix data array. + * @return none + */ + + void arm_mat_init_q15( + arm_matrix_instance_q15 * S, + uint16_t nRows, + uint16_t nColumns, + q15_t * pData); + + /** + * @brief Floating-point matrix initialization. + * @param[in,out] *S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] *pData points to the matrix data array. + * @return none + */ + + void arm_mat_init_f32( + arm_matrix_instance_f32 * S, + uint16_t nRows, + uint16_t nColumns, + float32_t * pData); + + + + /** + * @brief Instance structure for the Q15 PID Control. + */ + typedef struct + { + q15_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ +#ifdef ARM_MATH_CM0_FAMILY + q15_t A1; + q15_t A2; +#else + q31_t A1; /**< The derived gain A1 = -Kp - 2Kd | Kd.*/ +#endif + q15_t state[3]; /**< The state array of length 3. */ + q15_t Kp; /**< The proportional gain. */ + q15_t Ki; /**< The integral gain. */ + q15_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q15; + + /** + * @brief Instance structure for the Q31 PID Control. + */ + typedef struct + { + q31_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + q31_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + q31_t A2; /**< The derived gain, A2 = Kd . */ + q31_t state[3]; /**< The state array of length 3. */ + q31_t Kp; /**< The proportional gain. */ + q31_t Ki; /**< The integral gain. */ + q31_t Kd; /**< The derivative gain. */ + + } arm_pid_instance_q31; + + /** + * @brief Instance structure for the floating-point PID Control. + */ + typedef struct + { + float32_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + float32_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + float32_t A2; /**< The derived gain, A2 = Kd . */ + float32_t state[3]; /**< The state array of length 3. */ + float32_t Kp; /**< The proportional gain. */ + float32_t Ki; /**< The integral gain. */ + float32_t Kd; /**< The derivative gain. */ + } arm_pid_instance_f32; + + + + /** + * @brief Initialization function for the floating-point PID Control. + * @param[in,out] *S points to an instance of the PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + * @return none. + */ + void arm_pid_init_f32( + arm_pid_instance_f32 * S, + int32_t resetStateFlag); + + /** + * @brief Reset function for the floating-point PID Control. + * @param[in,out] *S is an instance of the floating-point PID Control structure + * @return none + */ + void arm_pid_reset_f32( + arm_pid_instance_f32 * S); + + + /** + * @brief Initialization function for the Q31 PID Control. + * @param[in,out] *S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + * @return none. + */ + void arm_pid_init_q31( + arm_pid_instance_q31 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q31 PID Control. + * @param[in,out] *S points to an instance of the Q31 PID Control structure + * @return none + */ + + void arm_pid_reset_q31( + arm_pid_instance_q31 * S); + + /** + * @brief Initialization function for the Q15 PID Control. + * @param[in,out] *S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + * @return none. + */ + void arm_pid_init_q15( + arm_pid_instance_q15 * S, + int32_t resetStateFlag); + + /** + * @brief Reset function for the Q15 PID Control. + * @param[in,out] *S points to an instance of the q15 PID Control structure + * @return none + */ + void arm_pid_reset_q15( + arm_pid_instance_q15 * S); + + + /** + * @brief Instance structure for the floating-point Linear Interpolate function. + */ + typedef struct + { + uint32_t nValues; /**< nValues */ + float32_t x1; /**< x1 */ + float32_t xSpacing; /**< xSpacing */ + float32_t *pYData; /**< pointer to the table of Y values */ + } arm_linear_interp_instance_f32; + + /** + * @brief Instance structure for the floating-point bilinear interpolation function. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + float32_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_f32; + + /** + * @brief Instance structure for the Q31 bilinear interpolation function. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q31_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q31; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q15_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q15; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q7_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q7; + + + /** + * @brief Q7 vector multiplication. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_mult_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Q15 vector multiplication. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_mult_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Q31 vector multiplication. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_mult_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Floating-point vector multiplication. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_mult_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + + + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the Sin twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q15; + + arm_status arm_cfft_radix2_init_q15( + arm_cfft_radix2_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + void arm_cfft_radix2_q15( + const arm_cfft_radix2_instance_q15 * S, + q15_t * pSrc); + + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q15; + + arm_status arm_cfft_radix4_init_q15( + arm_cfft_radix4_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + void arm_cfft_radix4_q15( + const arm_cfft_radix4_instance_q15 * S, + q15_t * pSrc); + + /** + * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q31; + + arm_status arm_cfft_radix2_init_q31( + arm_cfft_radix2_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + void arm_cfft_radix2_q31( + const arm_cfft_radix2_instance_q31 * S, + q31_t * pSrc); + + /** + * @brief Instance structure for the Q31 CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q31; + + + void arm_cfft_radix4_q31( + const arm_cfft_radix4_instance_q31 * S, + q31_t * pSrc); + + arm_status arm_cfft_radix4_init_q31( + arm_cfft_radix4_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix2_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_f32( + arm_cfft_radix2_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_f32( + const arm_cfft_radix2_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix4_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_f32( + arm_cfft_radix4_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_f32( + const arm_cfft_radix4_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_f32; + + void arm_cfft_f32( + const arm_cfft_instance_f32 * S, + float32_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the Q15 RFFT/RIFFT function. + */ + + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint32_t fftLenBy2; /**< length of the complex FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q15_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q15_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q15; + + arm_status arm_rfft_init_q15( + arm_rfft_instance_q15 * S, + arm_cfft_radix4_instance_q15 * S_CFFT, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q15( + const arm_rfft_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst); + + /** + * @brief Instance structure for the Q31 RFFT/RIFFT function. + */ + + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint32_t fftLenBy2; /**< length of the complex FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q31_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q31_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q31; + + arm_status arm_rfft_init_q31( + arm_rfft_instance_q31 * S, + arm_cfft_radix4_instance_q31 * S_CFFT, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q31( + const arm_rfft_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ + + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint16_t fftLenBy2; /**< length of the complex FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + float32_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + float32_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_f32; + + arm_status arm_rfft_init_f32( + arm_rfft_instance_f32 * S, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_f32( + const arm_rfft_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ + +typedef struct + { + arm_cfft_instance_f32 Sint; /**< Internal CFFT structure. */ + uint16_t fftLenRFFT; /**< length of the real sequence */ + float32_t * pTwiddleRFFT; /**< Twiddle factors real stage */ + } arm_rfft_fast_instance_f32 ; + +arm_status arm_rfft_fast_init_f32 ( + arm_rfft_fast_instance_f32 * S, + uint16_t fftLen); + +void arm_rfft_fast_f32( + arm_rfft_fast_instance_f32 * S, + float32_t * p, float32_t * pOut, + uint8_t ifftFlag); + + /** + * @brief Instance structure for the floating-point DCT4/IDCT4 function. + */ + + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + float32_t normalize; /**< normalizing factor. */ + float32_t *pTwiddle; /**< points to the twiddle factor table. */ + float32_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_f32 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_f32; + + /** + * @brief Initialization function for the floating-point DCT4/IDCT4. + * @param[in,out] *S points to an instance of floating-point DCT4/IDCT4 structure. + * @param[in] *S_RFFT points to an instance of floating-point RFFT/RIFFT structure. + * @param[in] *S_CFFT points to an instance of floating-point CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported transform length. + */ + + arm_status arm_dct4_init_f32( + arm_dct4_instance_f32 * S, + arm_rfft_instance_f32 * S_RFFT, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint16_t N, + uint16_t Nby2, + float32_t normalize); + + /** + * @brief Processing function for the floating-point DCT4/IDCT4. + * @param[in] *S points to an instance of the floating-point DCT4/IDCT4 structure. + * @param[in] *pState points to state buffer. + * @param[in,out] *pInlineBuffer points to the in-place input and output buffer. + * @return none. + */ + + void arm_dct4_f32( + const arm_dct4_instance_f32 * S, + float32_t * pState, + float32_t * pInlineBuffer); + + /** + * @brief Instance structure for the Q31 DCT4/IDCT4 function. + */ + + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q31_t normalize; /**< normalizing factor. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + q31_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q31 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q31; + + /** + * @brief Initialization function for the Q31 DCT4/IDCT4. + * @param[in,out] *S points to an instance of Q31 DCT4/IDCT4 structure. + * @param[in] *S_RFFT points to an instance of Q31 RFFT/RIFFT structure + * @param[in] *S_CFFT points to an instance of Q31 CFFT/CIFFT structure + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + + arm_status arm_dct4_init_q31( + arm_dct4_instance_q31 * S, + arm_rfft_instance_q31 * S_RFFT, + arm_cfft_radix4_instance_q31 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q31_t normalize); + + /** + * @brief Processing function for the Q31 DCT4/IDCT4. + * @param[in] *S points to an instance of the Q31 DCT4 structure. + * @param[in] *pState points to state buffer. + * @param[in,out] *pInlineBuffer points to the in-place input and output buffer. + * @return none. + */ + + void arm_dct4_q31( + const arm_dct4_instance_q31 * S, + q31_t * pState, + q31_t * pInlineBuffer); + + /** + * @brief Instance structure for the Q15 DCT4/IDCT4 function. + */ + + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q15_t normalize; /**< normalizing factor. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + q15_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q15 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q15; + + /** + * @brief Initialization function for the Q15 DCT4/IDCT4. + * @param[in,out] *S points to an instance of Q15 DCT4/IDCT4 structure. + * @param[in] *S_RFFT points to an instance of Q15 RFFT/RIFFT structure. + * @param[in] *S_CFFT points to an instance of Q15 CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + + arm_status arm_dct4_init_q15( + arm_dct4_instance_q15 * S, + arm_rfft_instance_q15 * S_RFFT, + arm_cfft_radix4_instance_q15 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q15_t normalize); + + /** + * @brief Processing function for the Q15 DCT4/IDCT4. + * @param[in] *S points to an instance of the Q15 DCT4 structure. + * @param[in] *pState points to state buffer. + * @param[in,out] *pInlineBuffer points to the in-place input and output buffer. + * @return none. + */ + + void arm_dct4_q15( + const arm_dct4_instance_q15 * S, + q15_t * pState, + q15_t * pInlineBuffer); + + /** + * @brief Floating-point vector addition. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_add_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Q7 vector addition. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_add_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Q15 vector addition. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_add_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Q31 vector addition. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_add_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Floating-point vector subtraction. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_sub_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Q7 vector subtraction. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_sub_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Q15 vector subtraction. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_sub_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Q31 vector subtraction. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_sub_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Multiplies a floating-point vector by a scalar. + * @param[in] *pSrc points to the input vector + * @param[in] scale scale factor to be applied + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_scale_f32( + float32_t * pSrc, + float32_t scale, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Multiplies a Q7 vector by a scalar. + * @param[in] *pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_scale_q7( + q7_t * pSrc, + q7_t scaleFract, + int8_t shift, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Multiplies a Q15 vector by a scalar. + * @param[in] *pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_scale_q15( + q15_t * pSrc, + q15_t scaleFract, + int8_t shift, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Multiplies a Q31 vector by a scalar. + * @param[in] *pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_scale_q31( + q31_t * pSrc, + q31_t scaleFract, + int8_t shift, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Q7 vector absolute value. + * @param[in] *pSrc points to the input buffer + * @param[out] *pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_abs_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Floating-point vector absolute value. + * @param[in] *pSrc points to the input buffer + * @param[out] *pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_abs_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Q15 vector absolute value. + * @param[in] *pSrc points to the input buffer + * @param[out] *pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_abs_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Q31 vector absolute value. + * @param[in] *pSrc points to the input buffer + * @param[out] *pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + * @return none. + */ + + void arm_abs_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Dot product of floating-point vectors. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] *result output result returned here + * @return none. + */ + + void arm_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t blockSize, + float32_t * result); + + /** + * @brief Dot product of Q7 vectors. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] *result output result returned here + * @return none. + */ + + void arm_dot_prod_q7( + q7_t * pSrcA, + q7_t * pSrcB, + uint32_t blockSize, + q31_t * result); + + /** + * @brief Dot product of Q15 vectors. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] *result output result returned here + * @return none. + */ + + void arm_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + /** + * @brief Dot product of Q31 vectors. + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] *result output result returned here + * @return none. + */ + + void arm_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + /** + * @brief Shifts the elements of a Q7 vector a specified number of bits. + * @param[in] *pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_shift_q7( + q7_t * pSrc, + int8_t shiftBits, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Shifts the elements of a Q15 vector a specified number of bits. + * @param[in] *pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_shift_q15( + q15_t * pSrc, + int8_t shiftBits, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Shifts the elements of a Q31 vector a specified number of bits. + * @param[in] *pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_shift_q31( + q31_t * pSrc, + int8_t shiftBits, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Adds a constant offset to a floating-point vector. + * @param[in] *pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_offset_f32( + float32_t * pSrc, + float32_t offset, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Adds a constant offset to a Q7 vector. + * @param[in] *pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_offset_q7( + q7_t * pSrc, + q7_t offset, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Adds a constant offset to a Q15 vector. + * @param[in] *pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_offset_q15( + q15_t * pSrc, + q15_t offset, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Adds a constant offset to a Q31 vector. + * @param[in] *pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_offset_q31( + q31_t * pSrc, + q31_t offset, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Negates the elements of a floating-point vector. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_negate_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Negates the elements of a Q7 vector. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_negate_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Negates the elements of a Q15 vector. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_negate_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Negates the elements of a Q31 vector. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] blockSize number of samples in the vector + * @return none. + */ + + void arm_negate_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + /** + * @brief Copies the elements of a floating-point vector. + * @param[in] *pSrc input pointer + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_copy_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Copies the elements of a Q7 vector. + * @param[in] *pSrc input pointer + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_copy_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Copies the elements of a Q15 vector. + * @param[in] *pSrc input pointer + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_copy_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Copies the elements of a Q31 vector. + * @param[in] *pSrc input pointer + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_copy_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + /** + * @brief Fills a constant value into a floating-point vector. + * @param[in] value input value to be filled + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_fill_f32( + float32_t value, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Fills a constant value into a Q7 vector. + * @param[in] value input value to be filled + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_fill_q7( + q7_t value, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Fills a constant value into a Q15 vector. + * @param[in] value input value to be filled + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_fill_q15( + q15_t value, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Fills a constant value into a Q31 vector. + * @param[in] value input value to be filled + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_fill_q31( + q31_t value, + q31_t * pDst, + uint32_t blockSize); + +/** + * @brief Convolution of floating-point sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + * @return none. + */ + + void arm_conv_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Convolution of Q15 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] *pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] *pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return none. + */ + + + void arm_conv_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Convolution of Q15 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + * @return none. + */ + + void arm_conv_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @return none. + */ + + void arm_conv_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] *pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] *pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return none. + */ + + void arm_conv_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + + /** + * @brief Convolution of Q31 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @return none. + */ + + void arm_conv_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + /** + * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @return none. + */ + + void arm_conv_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + * @return none. + */ + + void arm_conv_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length srcALen+srcBLen-1. + * @return none. + */ + + void arm_conv_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Partial convolution of floating-point sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] * pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] * pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Partial convolution of Q15 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] * pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] * pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q31 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q7 sequences + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Partial convolution of Q7 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + + arm_status arm_conv_partial_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + + /** + * @brief Instance structure for the Q15 FIR decimator. + */ + + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR decimator. + */ + + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + + } arm_fir_decimate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR decimator. + */ + + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + + } arm_fir_decimate_instance_f32; + + + + /** + * @brief Processing function for the floating-point FIR decimator. + * @param[in] *S points to an instance of the floating-point FIR decimator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + * @return none + */ + + void arm_fir_decimate_f32( + const arm_fir_decimate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR decimator. + * @param[in,out] *S points to an instance of the floating-point FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + + arm_status arm_fir_decimate_init_f32( + arm_fir_decimate_instance_f32 * S, + uint16_t numTaps, + uint8_t M, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + /** + * @brief Processing function for the Q15 FIR decimator. + * @param[in] *S points to an instance of the Q15 FIR decimator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + * @return none + */ + + void arm_fir_decimate_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] *S points to an instance of the Q15 FIR decimator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + * @return none + */ + + void arm_fir_decimate_fast_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + + /** + * @brief Initialization function for the Q15 FIR decimator. + * @param[in,out] *S points to an instance of the Q15 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + + arm_status arm_fir_decimate_init_q15( + arm_fir_decimate_instance_q15 * S, + uint16_t numTaps, + uint8_t M, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR decimator. + * @param[in] *S points to an instance of the Q31 FIR decimator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + * @return none + */ + + void arm_fir_decimate_q31( + const arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] *S points to an instance of the Q31 FIR decimator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + * @return none + */ + + void arm_fir_decimate_fast_q31( + arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR decimator. + * @param[in,out] *S points to an instance of the Q31 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + + arm_status arm_fir_decimate_init_q31( + arm_fir_decimate_instance_q31 * S, + uint16_t numTaps, + uint8_t M, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + + /** + * @brief Instance structure for the Q15 FIR interpolator. + */ + + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q15_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR interpolator. + */ + + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q31_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR interpolator. + */ + + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + float32_t *pState; /**< points to the state variable array. The array is of length phaseLength+numTaps-1. */ + } arm_fir_interpolate_instance_f32; + + + /** + * @brief Processing function for the Q15 FIR interpolator. + * @param[in] *S points to an instance of the Q15 FIR interpolator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_interpolate_q15( + const arm_fir_interpolate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR interpolator. + * @param[in,out] *S points to an instance of the Q15 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] *pCoeffs points to the filter coefficient buffer. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + + arm_status arm_fir_interpolate_init_q15( + arm_fir_interpolate_instance_q15 * S, + uint8_t L, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR interpolator. + * @param[in] *S points to an instance of the Q15 FIR interpolator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_interpolate_q31( + const arm_fir_interpolate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q31 FIR interpolator. + * @param[in,out] *S points to an instance of the Q31 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] *pCoeffs points to the filter coefficient buffer. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + + arm_status arm_fir_interpolate_init_q31( + arm_fir_interpolate_instance_q31 * S, + uint8_t L, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR interpolator. + * @param[in] *S points to an instance of the floating-point FIR interpolator structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_interpolate_f32( + const arm_fir_interpolate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the floating-point FIR interpolator. + * @param[in,out] *S points to an instance of the floating-point FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] *pCoeffs points to the filter coefficient buffer. + * @param[in] *pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + + arm_status arm_fir_interpolate_init_f32( + arm_fir_interpolate_instance_f32 * S, + uint8_t L, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + /** + * @brief Instance structure for the high precision Q31 Biquad cascade filter. + */ + + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q63_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< additional shift, in bits, applied to each output sample. */ + + } arm_biquad_cas_df1_32x64_ins_q31; + + + /** + * @param[in] *S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cas_df1_32x64_q31( + const arm_biquad_cas_df1_32x64_ins_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @param[in,out] *S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] postShift shift to be applied to the output. Varies according to the coefficients format + * @return none + */ + + void arm_biquad_cas_df1_32x64_init_q31( + arm_biquad_cas_df1_32x64_ins_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q63_t * pState, + uint8_t postShift); + + + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f32; + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] *S points to an instance of the filter data structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_biquad_cascade_df2T_f32( + const arm_biquad_cascade_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] *S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] *pCoeffs points to the filter coefficients. + * @param[in] *pState points to the state buffer. + * @return none + */ + + void arm_biquad_cascade_df2T_init_f32( + arm_biquad_cascade_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + + /** + * @brief Instance structure for the Q15 FIR lattice filter. + */ + + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR lattice filter. + */ + + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR lattice filter. + */ + + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_f32; + + /** + * @brief Initialization function for the Q15 FIR lattice filter. + * @param[in] *S points to an instance of the Q15 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] *pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] *pState points to the state buffer. The array is of length numStages. + * @return none. + */ + + void arm_fir_lattice_init_q15( + arm_fir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pCoeffs, + q15_t * pState); + + + /** + * @brief Processing function for the Q15 FIR lattice filter. + * @param[in] *S points to an instance of the Q15 FIR lattice structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + void arm_fir_lattice_q15( + const arm_fir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q31 FIR lattice filter. + * @param[in] *S points to an instance of the Q31 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] *pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] *pState points to the state buffer. The array is of length numStages. + * @return none. + */ + + void arm_fir_lattice_init_q31( + arm_fir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pCoeffs, + q31_t * pState); + + + /** + * @brief Processing function for the Q31 FIR lattice filter. + * @param[in] *S points to an instance of the Q31 FIR lattice structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_fir_lattice_q31( + const arm_fir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + +/** + * @brief Initialization function for the floating-point FIR lattice filter. + * @param[in] *S points to an instance of the floating-point FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] *pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] *pState points to the state buffer. The array is of length numStages. + * @return none. + */ + + void arm_fir_lattice_init_f32( + arm_fir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + /** + * @brief Processing function for the floating-point FIR lattice filter. + * @param[in] *S points to an instance of the floating-point FIR lattice structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_fir_lattice_f32( + const arm_fir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Instance structure for the Q15 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q15_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q15_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q31_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q31_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + float32_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + float32_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_f32; + + /** + * @brief Processing function for the floating-point IIR lattice filter. + * @param[in] *S points to an instance of the floating-point IIR lattice structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_iir_lattice_f32( + const arm_iir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @brief Initialization function for the floating-point IIR lattice filter. + * @param[in] *S points to an instance of the floating-point IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] *pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] *pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] *pState points to the state buffer. The array is of length numStages+blockSize-1. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_iir_lattice_init_f32( + arm_iir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pkCoeffs, + float32_t * pvCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 IIR lattice filter. + * @param[in] *S points to an instance of the Q31 IIR lattice structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_iir_lattice_q31( + const arm_iir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 IIR lattice filter. + * @param[in] *S points to an instance of the Q31 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] *pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] *pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] *pState points to the state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_iir_lattice_init_q31( + arm_iir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pkCoeffs, + q31_t * pvCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 IIR lattice filter. + * @param[in] *S points to an instance of the Q15 IIR lattice structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_iir_lattice_q15( + const arm_iir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the Q15 IIR lattice filter. + * @param[in] *S points to an instance of the fixed-point Q15 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] *pkCoeffs points to reflection coefficient buffer. The array is of length numStages. + * @param[in] *pvCoeffs points to ladder coefficient buffer. The array is of length numStages+1. + * @param[in] *pState points to state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process per call. + * @return none. + */ + + void arm_iir_lattice_init_q15( + arm_iir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pkCoeffs, + q15_t * pvCoeffs, + q15_t * pState, + uint32_t blockSize); + + /** + * @brief Instance structure for the floating-point LMS filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that controls filter coefficient updates. */ + } arm_lms_instance_f32; + + /** + * @brief Processing function for floating-point LMS filter. + * @param[in] *S points to an instance of the floating-point LMS filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[in] *pRef points to the block of reference data. + * @param[out] *pOut points to the block of output data. + * @param[out] *pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_f32( + const arm_lms_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + /** + * @brief Initialization function for floating-point LMS filter. + * @param[in] *S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] *pCoeffs points to the coefficient buffer. + * @param[in] *pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_init_f32( + arm_lms_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + /** + * @brief Instance structure for the Q15 LMS filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q15; + + + /** + * @brief Initialization function for the Q15 LMS filter. + * @param[in] *S points to an instance of the Q15 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] *pCoeffs points to the coefficient buffer. + * @param[in] *pState points to the state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + * @return none. + */ + + void arm_lms_init_q15( + arm_lms_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint32_t postShift); + + /** + * @brief Processing function for Q15 LMS filter. + * @param[in] *S points to an instance of the Q15 LMS filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[in] *pRef points to the block of reference data. + * @param[out] *pOut points to the block of output data. + * @param[out] *pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_q15( + const arm_lms_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 LMS filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + + } arm_lms_instance_q31; + + /** + * @brief Processing function for Q31 LMS filter. + * @param[in] *S points to an instance of the Q15 LMS filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[in] *pRef points to the block of reference data. + * @param[out] *pOut points to the block of output data. + * @param[out] *pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_q31( + const arm_lms_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + /** + * @brief Initialization function for Q31 LMS filter. + * @param[in] *S points to an instance of the Q31 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] *pCoeffs points to coefficient buffer. + * @param[in] *pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + * @return none. + */ + + void arm_lms_init_q31( + arm_lms_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint32_t postShift); + + /** + * @brief Instance structure for the floating-point normalized LMS filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that control filter coefficient updates. */ + float32_t energy; /**< saves previous frame energy. */ + float32_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_f32; + + /** + * @brief Processing function for floating-point normalized LMS filter. + * @param[in] *S points to an instance of the floating-point normalized LMS filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[in] *pRef points to the block of reference data. + * @param[out] *pOut points to the block of output data. + * @param[out] *pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_norm_f32( + arm_lms_norm_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + /** + * @brief Initialization function for floating-point normalized LMS filter. + * @param[in] *S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] *pCoeffs points to coefficient buffer. + * @param[in] *pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_norm_init_f32( + arm_lms_norm_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q31_t *recipTable; /**< points to the reciprocal initial value table. */ + q31_t energy; /**< saves previous frame energy. */ + q31_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q31; + + /** + * @brief Processing function for Q31 normalized LMS filter. + * @param[in] *S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[in] *pRef points to the block of reference data. + * @param[out] *pOut points to the block of output data. + * @param[out] *pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_norm_q31( + arm_lms_norm_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + /** + * @brief Initialization function for Q31 normalized LMS filter. + * @param[in] *S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] *pCoeffs points to coefficient buffer. + * @param[in] *pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + * @return none. + */ + + void arm_lms_norm_init_q31( + arm_lms_norm_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint8_t postShift); + + /** + * @brief Instance structure for the Q15 normalized LMS filter. + */ + + typedef struct + { + uint16_t numTaps; /**< Number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q15_t *recipTable; /**< Points to the reciprocal initial value table. */ + q15_t energy; /**< saves previous frame energy. */ + q15_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q15; + + /** + * @brief Processing function for Q15 normalized LMS filter. + * @param[in] *S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] *pSrc points to the block of input data. + * @param[in] *pRef points to the block of reference data. + * @param[out] *pOut points to the block of output data. + * @param[out] *pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + * @return none. + */ + + void arm_lms_norm_q15( + arm_lms_norm_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q15 normalized LMS filter. + * @param[in] *S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] *pCoeffs points to coefficient buffer. + * @param[in] *pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + * @return none. + */ + + void arm_lms_norm_init_q15( + arm_lms_norm_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint8_t postShift); + + /** + * @brief Correlation of floating-point sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @return none. + */ + + void arm_correlate_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Correlation of Q15 sequences + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] *pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @return none. + */ + void arm_correlate_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q15 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @return none. + */ + + void arm_correlate_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @return none. + */ + + void arm_correlate_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] *pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @return none. + */ + + void arm_correlate_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + /** + * @brief Correlation of Q31 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @return none. + */ + + void arm_correlate_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + /** + * @brief Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @return none. + */ + + void arm_correlate_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] *pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] *pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + * @return none. + */ + + void arm_correlate_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] *pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] *pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] *pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @return none. + */ + + void arm_correlate_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Instance structure for the floating-point sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + float32_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_f32; + + /** + * @brief Instance structure for the Q31 sparse FIR filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q31_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q31; + + /** + * @brief Instance structure for the Q15 sparse FIR filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q15_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q15; + + /** + * @brief Instance structure for the Q7 sparse FIR filter. + */ + + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q7_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q7; + + /** + * @brief Processing function for the floating-point sparse FIR filter. + * @param[in] *S points to an instance of the floating-point sparse FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] *pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_sparse_f32( + arm_fir_sparse_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + float32_t * pScratchIn, + uint32_t blockSize); + + /** + * @brief Initialization function for the floating-point sparse FIR filter. + * @param[in,out] *S points to an instance of the floating-point sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] *pCoeffs points to the array of filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] *pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + * @return none + */ + + void arm_fir_sparse_init_f32( + arm_fir_sparse_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 sparse FIR filter. + * @param[in] *S points to an instance of the Q31 sparse FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] *pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_sparse_q31( + arm_fir_sparse_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + q31_t * pScratchIn, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q31 sparse FIR filter. + * @param[in,out] *S points to an instance of the Q31 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] *pCoeffs points to the array of filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] *pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + * @return none + */ + + void arm_fir_sparse_init_q31( + arm_fir_sparse_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + /** + * @brief Processing function for the Q15 sparse FIR filter. + * @param[in] *S points to an instance of the Q15 sparse FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] *pScratchIn points to a temporary buffer of size blockSize. + * @param[in] *pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_sparse_q15( + arm_fir_sparse_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + q15_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 sparse FIR filter. + * @param[in,out] *S points to an instance of the Q15 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] *pCoeffs points to the array of filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] *pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + * @return none + */ + + void arm_fir_sparse_init_q15( + arm_fir_sparse_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + /** + * @brief Processing function for the Q7 sparse FIR filter. + * @param[in] *S points to an instance of the Q7 sparse FIR structure. + * @param[in] *pSrc points to the block of input data. + * @param[out] *pDst points to the block of output data + * @param[in] *pScratchIn points to a temporary buffer of size blockSize. + * @param[in] *pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + * @return none. + */ + + void arm_fir_sparse_q7( + arm_fir_sparse_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + q7_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + /** + * @brief Initialization function for the Q7 sparse FIR filter. + * @param[in,out] *S points to an instance of the Q7 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] *pCoeffs points to the array of filter coefficients. + * @param[in] *pState points to the state buffer. + * @param[in] *pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + * @return none + */ + + void arm_fir_sparse_init_q7( + arm_fir_sparse_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /* + * @brief Floating-point sin_cos function. + * @param[in] theta input value in degrees + * @param[out] *pSinVal points to the processed sine output. + * @param[out] *pCosVal points to the processed cos output. + * @return none. + */ + + void arm_sin_cos_f32( + float32_t theta, + float32_t * pSinVal, + float32_t * pCcosVal); + + /* + * @brief Q31 sin_cos function. + * @param[in] theta scaled input value in degrees + * @param[out] *pSinVal points to the processed sine output. + * @param[out] *pCosVal points to the processed cosine output. + * @return none. + */ + + void arm_sin_cos_q31( + q31_t theta, + q31_t * pSinVal, + q31_t * pCosVal); + + + /** + * @brief Floating-point complex conjugate. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + * @return none. + */ + + void arm_cmplx_conj_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex conjugate. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + * @return none. + */ + + void arm_cmplx_conj_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + /** + * @brief Q15 complex conjugate. + * @param[in] *pSrc points to the input vector + * @param[out] *pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + * @return none. + */ + + void arm_cmplx_conj_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + + /** + * @brief Floating-point complex magnitude squared + * @param[in] *pSrc points to the complex input vector + * @param[out] *pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + * @return none. + */ + + void arm_cmplx_mag_squared_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex magnitude squared + * @param[in] *pSrc points to the complex input vector + * @param[out] *pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + * @return none. + */ + + void arm_cmplx_mag_squared_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + /** + * @brief Q15 complex magnitude squared + * @param[in] *pSrc points to the complex input vector + * @param[out] *pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + * @return none. + */ + + void arm_cmplx_mag_squared_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup PID PID Motor Control + * + * A Proportional Integral Derivative (PID) controller is a generic feedback control + * loop mechanism widely used in industrial control systems. + * A PID controller is the most commonly used type of feedback controller. + * + * This set of functions implements (PID) controllers + * for Q15, Q31, and floating-point data types. The functions operate on a single sample + * of data and each call to the function returns a single processed value. + * S points to an instance of the PID control data structure. in + * is the input sample value. The functions return the output value. + * + * \par Algorithm: + * 
+   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   *    A0 = Kp + Ki + Kd
+   *    A1 = (-Kp ) - (2 * Kd )
+   *    A2 = Kd
+ * + * \par + * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant + * + * \par + * \image html PID.gif "Proportional Integral Derivative Controller" + * + * \par + * The PID controller calculates an "error" value as the difference between + * the measured output and the reference input. + * The controller attempts to minimize the error by adjusting the process control inputs. + * The proportional value determines the reaction to the current error, + * the integral value determines the reaction based on the sum of recent errors, + * and the derivative value determines the reaction based on the rate at which the error has been changing. + * + * \par Instance Structure + * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. + * A separate instance structure must be defined for each PID Controller. + * There are separate instance structure declarations for each of the 3 supported data types. + * + * \par Reset Functions + * There is also an associated reset function for each data type which clears the state array. + * + * \par Initialization Functions + * There is also an associated initialization function for each data type. + * The initialization function performs the following operations: + * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains. + * - Zeros out the values in the state buffer. + * + * \par + * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function. + * + * \par Fixed-Point Behavior + * Care must be taken when using the fixed-point versions of the PID Controller functions. + * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup PID + * @{ + */ + + /** + * @brief Process function for the floating-point PID Control. + * @param[in,out] *S is an instance of the floating-point PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + */ + + + static __INLINE float32_t arm_pid_f32( + arm_pid_instance_f32 * S, + float32_t in) + { + float32_t out; + + /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2] */ + out = (S->A0 * in) + + (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + + } + + /** + * @brief Process function for the Q31 PID Control. + * @param[in,out] *S points to an instance of the Q31 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 64-bit accumulator. + * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. + * Thus, if the accumulator result overflows it wraps around rather than clip. + * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. + * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format. + */ + + static __INLINE q31_t arm_pid_q31( + arm_pid_instance_q31 * S, + q31_t in) + { + q63_t acc; + q31_t out; + + /* acc = A0 * x[n] */ + acc = (q63_t) S->A0 * in; + + /* acc += A1 * x[n-1] */ + acc += (q63_t) S->A1 * S->state[0]; + + /* acc += A2 * x[n-2] */ + acc += (q63_t) S->A2 * S->state[1]; + + /* convert output to 1.31 format to add y[n-1] */ + out = (q31_t) (acc >> 31u); + + /* out += y[n-1] */ + out += S->state[2]; + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + + } + + /** + * @brief Process function for the Q15 PID Control. + * @param[in,out] *S points to an instance of the Q15 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using a 64-bit internal accumulator. + * Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. + * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. + * There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. + * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. + * Lastly, the accumulator is saturated to yield a result in 1.15 format. + */ + + static __INLINE q15_t arm_pid_q15( + arm_pid_instance_q15 * S, + q15_t in) + { + q63_t acc; + q15_t out; + +#ifndef ARM_MATH_CM0_FAMILY + __SIMD32_TYPE *vstate; + + /* Implementation of PID controller */ + + /* acc = A0 * x[n] */ + acc = (q31_t) __SMUAD(S->A0, in); + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + vstate = __SIMD32_CONST(S->state); + acc = __SMLALD(S->A1, (q31_t) *vstate, acc); + +#else + /* acc = A0 * x[n] */ + acc = ((q31_t) S->A0) * in; + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + acc += (q31_t) S->A1 * S->state[0]; + acc += (q31_t) S->A2 * S->state[1]; + +#endif + + /* acc += y[n-1] */ + acc += (q31_t) S->state[2] << 15; + + /* saturate the output */ + out = (q15_t) (__SSAT((acc >> 15), 16)); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + + } + + /** + * @} end of PID group + */ + + + /** + * @brief Floating-point matrix inverse. + * @param[in] *src points to the instance of the input floating-point matrix structure. + * @param[out] *dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + + arm_status arm_mat_inverse_f32( + const arm_matrix_instance_f32 * src, + arm_matrix_instance_f32 * dst); + + + + /** + * @ingroup groupController + */ + + + /** + * @defgroup clarke Vector Clarke Transform + * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. + * Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents + * in the two-phase orthogonal stator axis Ialpha and Ibeta. + * When Ialpha is superposed with Ia as shown in the figure below + * \image html clarke.gif Stator current space vector and its components in (a,b). + * and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta + * can be calculated using only Ia and Ib. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeFormula.gif + * where Ia and Ib are the instantaneous stator phases and + * pIalpha and pIbeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup clarke + * @{ + */ + + /** + * + * @brief Floating-point Clarke transform + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta + * @return none. + */ + + static __INLINE void arm_clarke_f32( + float32_t Ia, + float32_t Ib, + float32_t * pIalpha, + float32_t * pIbeta) + { + /* Calculate pIalpha using the equation, pIalpha = Ia */ + *pIalpha = Ia; + + /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */ + *pIbeta = + ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib); + + } + + /** + * @brief Clarke transform for Q31 version + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta + * @return none. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + + static __INLINE void arm_clarke_q31( + q31_t Ia, + q31_t Ib, + q31_t * pIalpha, + q31_t * pIbeta) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIalpha from Ia by equation pIalpha = Ia */ + *pIalpha = Ia; + + /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30); + + /* Intermediate product is calculated by (2/sqrt(3) * Ib) */ + product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30); + + /* pIbeta is calculated by adding the intermediate products */ + *pIbeta = __QADD(product1, product2); + } + + /** + * @} end of clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q31 vector. + * @param[in] *pSrc input pointer + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_q7_to_q31( + q7_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_clarke Vector Inverse Clarke Transform + * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeInvFormula.gif + * where pIa and pIb are the instantaneous stator phases and + * Ialpha and Ibeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_clarke + * @{ + */ + + /** + * @brief Floating-point Inverse Clarke transform + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] *pIa points to output three-phase coordinate a + * @param[out] *pIb points to output three-phase coordinate b + * @return none. + */ + + + static __INLINE void arm_inv_clarke_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pIa, + float32_t * pIb) + { + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */ + *pIb = -0.5 * Ialpha + (float32_t) 0.8660254039 *Ibeta; + + } + + /** + * @brief Inverse Clarke transform for Q31 version + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] *pIa points to output three-phase coordinate a + * @param[out] *pIb points to output three-phase coordinate b + * @return none. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the subtraction, hence there is no risk of overflow. + */ + + static __INLINE void arm_inv_clarke_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pIa, + q31_t * pIb) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31); + + /* Intermediate product is calculated by (1/sqrt(3) * pIb) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31); + + /* pIb is calculated by subtracting the products */ + *pIb = __QSUB(product2, product1); + + } + + /** + * @} end of inv_clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q15 vector. + * @param[in] *pSrc input pointer + * @param[out] *pDst output pointer + * @param[in] blockSize number of samples to process + * @return none. + */ + void arm_q7_to_q15( + q7_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup park Vector Park Transform + * + * Forward Park transform converts the input two-coordinate vector to flux and torque components. + * The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents + * from the stationary to the moving reference frame and control the spatial relationship between + * the stator vector current and rotor flux vector. + * If we consider the d axis aligned with the rotor flux, the diagram below shows the + * current vector and the relationship from the two reference frames: + * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame" + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkFormula.gif + * where Ialpha and Ibeta are the stator vector components, + * pId and pIq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup park + * @{ + */ + + /** + * @brief Floating-point Park transform + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] *pId points to output rotor reference frame d + * @param[out] *pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * @return none. + * + * The function implements the forward Park transform. + * + */ + + static __INLINE void arm_park_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pId, + float32_t * pIq, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */ + *pId = Ialpha * cosVal + Ibeta * sinVal; + + /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */ + *pIq = -Ialpha * sinVal + Ibeta * cosVal; + + } + + /** + * @brief Park transform for Q31 version + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] *pId points to output rotor reference frame d + * @param[out] *pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * @return none. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition and subtraction, hence there is no risk of overflow. + */ + + + static __INLINE void arm_park_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pId, + q31_t * pIq, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Ialpha * cosVal) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * sinVal) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Ialpha * sinVal) */ + product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * cosVal) */ + product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31); + + /* Calculate pId by adding the two intermediate products 1 and 2 */ + *pId = __QADD(product1, product2); + + /* Calculate pIq by subtracting the two intermediate products 3 from 4 */ + *pIq = __QSUB(product4, product3); + } + + /** + * @} end of park group + */ + + /** + * @brief Converts the elements of the Q7 vector to floating-point vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q7_to_float( + q7_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_park Vector Inverse Park transform + * Inverse Park transform converts the input flux and torque components to two-coordinate vector. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkInvFormula.gif + * where pIalpha and pIbeta are the stator vector components, + * Id and Iq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_park + * @{ + */ + + /** + * @brief Floating-point Inverse Park transform + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * @return none. + */ + + static __INLINE void arm_inv_park_f32( + float32_t Id, + float32_t Iq, + float32_t * pIalpha, + float32_t * pIbeta, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */ + *pIalpha = Id * cosVal - Iq * sinVal; + + /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */ + *pIbeta = Id * sinVal + Iq * cosVal; + + } + + + /** + * @brief Inverse Park transform for Q31 version + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] *pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] *pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * @return none. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + + + static __INLINE void arm_inv_park_q31( + q31_t Id, + q31_t Iq, + q31_t * pIalpha, + q31_t * pIbeta, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Id * cosVal) */ + product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Iq * sinVal) */ + product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Id * sinVal) */ + product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Iq * cosVal) */ + product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31); + + /* Calculate pIalpha by using the two intermediate products 1 and 2 */ + *pIalpha = __QSUB(product1, product2); + + /* Calculate pIbeta by using the two intermediate products 3 and 4 */ + *pIbeta = __QADD(product4, product3); + + } + + /** + * @} end of Inverse park group + */ + + + /** + * @brief Converts the elements of the Q31 vector to floating-point vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q31_to_float( + q31_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup LinearInterpolate Linear Interpolation + * + * Linear interpolation is a method of curve fitting using linear polynomials. + * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line + * + * \par + * \image html LinearInterp.gif "Linear interpolation" + * + * \par + * A Linear Interpolate function calculates an output value(y), for the input(x) + * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values) + * + * \par Algorithm: + * 
+   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+   *       where x0, x1 are nearest values of input x
+   *             y0, y1 are nearest values to output y
+   *
+ * + * \par + * This set of functions implements Linear interpolation process + * for Q7, Q15, Q31, and floating-point data types. The functions operate on a single + * sample of data and each call to the function returns a single processed value. + * S points to an instance of the Linear Interpolate function data structure. + * x is the input sample value. The functions returns the output value. + * + * \par + * if x is outside of the table boundary, Linear interpolation returns first value of the table + * if x is below input range and returns last value of table if x is above range. + */ + + /** + * @addtogroup LinearInterpolate + * @{ + */ + + /** + * @brief Process function for the floating-point Linear Interpolation Function. + * @param[in,out] *S is an instance of the floating-point Linear Interpolation structure + * @param[in] x input sample to process + * @return y processed output sample. + * + */ + + static __INLINE float32_t arm_linear_interp_f32( + arm_linear_interp_instance_f32 * S, + float32_t x) + { + + float32_t y; + float32_t x0, x1; /* Nearest input values */ + float32_t y0, y1; /* Nearest output values */ + float32_t xSpacing = S->xSpacing; /* spacing between input values */ + int32_t i; /* Index variable */ + float32_t *pYData = S->pYData; /* pointer to output table */ + + /* Calculation of index */ + i = (int32_t) ((x - S->x1) / xSpacing); + + if(i < 0) + { + /* Iniatilize output for below specified range as least output value of table */ + y = pYData[0]; + } + else if((uint32_t)i >= S->nValues) + { + /* Iniatilize output for above specified range as last output value of table */ + y = pYData[S->nValues - 1]; + } + else + { + /* Calculation of nearest input values */ + x0 = S->x1 + i * xSpacing; + x1 = S->x1 + (i + 1) * xSpacing; + + /* Read of nearest output values */ + y0 = pYData[i]; + y1 = pYData[i + 1]; + + /* Calculation of output */ + y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0)); + + } + + /* returns output value */ + return (y); + } + + /** + * + * @brief Process function for the Q31 Linear Interpolation Function. + * @param[in] *pYData pointer to Q31 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + + + static __INLINE q31_t arm_linear_interp_q31( + q31_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q31_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & 0xFFF00000) >> 20); + + if(index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if(index < 0) + { + return (pYData[0]); + } + else + { + + /* 20 bits for the fractional part */ + /* shift left by 11 to keep fract in 1.31 format */ + fract = (x & 0x000FFFFF) << 11; + + /* Read two nearest output values from the index in 1.31(q31) format */ + y0 = pYData[index]; + y1 = pYData[index + 1u]; + + /* Calculation of y0 * (1-fract) and y is in 2.30 format */ + y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32)); + + /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */ + y += ((q31_t) (((q63_t) y1 * fract) >> 32)); + + /* Convert y to 1.31 format */ + return (y << 1u); + + } + + } + + /** + * + * @brief Process function for the Q15 Linear Interpolation Function. + * @param[in] *pYData pointer to Q15 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + + + static __INLINE q15_t arm_linear_interp_q15( + q15_t * pYData, + q31_t x, + uint32_t nValues) + { + q63_t y; /* output */ + q15_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & 0xFFF00000) >> 20u); + + if(index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if(index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y0 = pYData[index]; + y1 = pYData[index + 1u]; + + /* Calculation of y0 * (1-fract) and y is in 13.35 format */ + y = ((q63_t) y0 * (0xFFFFF - fract)); + + /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */ + y += ((q63_t) y1 * (fract)); + + /* convert y to 1.15 format */ + return (y >> 20); + } + + + } + + /** + * + * @brief Process function for the Q7 Linear Interpolation Function. + * @param[in] *pYData pointer to Q7 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + */ + + + static __INLINE q7_t arm_linear_interp_q7( + q7_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q7_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + uint32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + if (x < 0) + { + return (pYData[0]); + } + index = (x >> 20) & 0xfff; + + + if(index >= (nValues - 1)) + { + return (pYData[nValues - 1]); + } + else + { + + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index and are in 1.7(q7) format */ + y0 = pYData[index]; + y1 = pYData[index + 1u]; + + /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */ + y = ((y0 * (0xFFFFF - fract))); + + /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */ + y += (y1 * fract); + + /* convert y to 1.7(q7) format */ + return (y >> 20u); + + } + + } + /** + * @} end of LinearInterpolate group + */ + + /** + * @brief Fast approximation to the trigonometric sine function for floating-point data. + * @param[in] x input value in radians. + * @return sin(x). + */ + + float32_t arm_sin_f32( + float32_t x); + + /** + * @brief Fast approximation to the trigonometric sine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + + q31_t arm_sin_q31( + q31_t x); + + /** + * @brief Fast approximation to the trigonometric sine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + + q15_t arm_sin_q15( + q15_t x); + + /** + * @brief Fast approximation to the trigonometric cosine function for floating-point data. + * @param[in] x input value in radians. + * @return cos(x). + */ + + float32_t arm_cos_f32( + float32_t x); + + /** + * @brief Fast approximation to the trigonometric cosine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + + q31_t arm_cos_q31( + q31_t x); + + /** + * @brief Fast approximation to the trigonometric cosine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + + q15_t arm_cos_q15( + q15_t x); + + + /** + * @ingroup groupFastMath + */ + + + /** + * @defgroup SQRT Square Root + * + * Computes the square root of a number. + * There are separate functions for Q15, Q31, and floating-point data types. + * The square root function is computed using the Newton-Raphson algorithm. + * This is an iterative algorithm of the form: + * 
+   *      x1 = x0 - f(x0)/f'(x0)
+   *
+ * where x1 is the current estimate, + * x0 is the previous estimate, and + * f'(x0) is the derivative of f() evaluated at x0. + * For the square root function, the algorithm reduces to: + * 
+   *     x0 = in/2                         [initial guess]
+   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+   *
+ */ + + + /** + * @addtogroup SQRT + * @{ + */ + + /** + * @brief Floating-point square root function. + * @param[in] in input value. + * @param[out] *pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + + static __INLINE arm_status arm_sqrt_f32( + float32_t in, + float32_t * pOut) + { + if(in > 0) + { + +// #if __FPU_USED +#if (__FPU_USED == 1) && defined ( __CC_ARM ) + *pOut = __sqrtf(in); +#else + *pOut = sqrtf(in); +#endif + + return (ARM_MATH_SUCCESS); + } + else + { + *pOut = 0.0f; + return (ARM_MATH_ARGUMENT_ERROR); + } + + } + + + /** + * @brief Q31 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. + * @param[out] *pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q31( + q31_t in, + q31_t * pOut); + + /** + * @brief Q15 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF. + * @param[out] *pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q15( + q15_t in, + q15_t * pOut); + + /** + * @} end of SQRT group + */ + + + + + + + /** + * @brief floating-point Circular write function. + */ + + static __INLINE void arm_circularWrite_f32( + int32_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const int32_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if(wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = wOffset; + } + + + + /** + * @brief floating-point Circular Read function. + */ + static __INLINE void arm_circularRead_f32( + int32_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + int32_t * dst, + int32_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if(dst == (int32_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if(rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + /** + * @brief Q15 Circular write function. + */ + + static __INLINE void arm_circularWrite_q15( + q15_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q15_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if(wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = wOffset; + } + + + + /** + * @brief Q15 Circular Read function. + */ + static __INLINE void arm_circularRead_q15( + q15_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q15_t * dst, + q15_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if(dst == (q15_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update wOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if(rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q7 Circular write function. + */ + + static __INLINE void arm_circularWrite_q7( + q7_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q7_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0u; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if(wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = wOffset; + } + + + + /** + * @brief Q7 Circular Read function. + */ + static __INLINE void arm_circularRead_q7( + q7_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q7_t * dst, + q7_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while(i > 0u) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if(dst == (q7_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if(rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Sum of the squares of the elements of a Q31 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_power_q31( + q31_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + /** + * @brief Sum of the squares of the elements of a floating-point vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_power_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + /** + * @brief Sum of the squares of the elements of a Q15 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_power_q15( + q15_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + /** + * @brief Sum of the squares of the elements of a Q7 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_power_q7( + q7_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + /** + * @brief Mean value of a Q7 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_mean_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult); + + /** + * @brief Mean value of a Q15 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + void arm_mean_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + /** + * @brief Mean value of a Q31 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + void arm_mean_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + /** + * @brief Mean value of a floating-point vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + void arm_mean_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + /** + * @brief Variance of the elements of a floating-point vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_var_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + /** + * @brief Variance of the elements of a Q31 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_var_q31( + q31_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + /** + * @brief Variance of the elements of a Q15 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_var_q15( + q15_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + /** + * @brief Root Mean Square of the elements of a floating-point vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_rms_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + /** + * @brief Root Mean Square of the elements of a Q31 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_rms_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + /** + * @brief Root Mean Square of the elements of a Q15 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_rms_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + /** + * @brief Standard deviation of the elements of a floating-point vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_std_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + /** + * @brief Standard deviation of the elements of a Q31 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_std_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + /** + * @brief Standard deviation of the elements of a Q15 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output value. + * @return none. + */ + + void arm_std_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + /** + * @brief Floating-point complex magnitude + * @param[in] *pSrc points to the complex input vector + * @param[out] *pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + * @return none. + */ + + void arm_cmplx_mag_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex magnitude + * @param[in] *pSrc points to the complex input vector + * @param[out] *pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + * @return none. + */ + + void arm_cmplx_mag_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + /** + * @brief Q15 complex magnitude + * @param[in] *pSrc points to the complex input vector + * @param[out] *pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + * @return none. + */ + + void arm_cmplx_mag_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + /** + * @brief Q15 complex dot product + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] *realResult real part of the result returned here + * @param[out] *imagResult imaginary part of the result returned here + * @return none. + */ + + void arm_cmplx_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t numSamples, + q31_t * realResult, + q31_t * imagResult); + + /** + * @brief Q31 complex dot product + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] *realResult real part of the result returned here + * @param[out] *imagResult imaginary part of the result returned here + * @return none. + */ + + void arm_cmplx_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t numSamples, + q63_t * realResult, + q63_t * imagResult); + + /** + * @brief Floating-point complex dot product + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] *realResult real part of the result returned here + * @param[out] *imagResult imaginary part of the result returned here + * @return none. + */ + + void arm_cmplx_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t numSamples, + float32_t * realResult, + float32_t * imagResult); + + /** + * @brief Q15 complex-by-real multiplication + * @param[in] *pSrcCmplx points to the complex input vector + * @param[in] *pSrcReal points to the real input vector + * @param[out] *pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + * @return none. + */ + + void arm_cmplx_mult_real_q15( + q15_t * pSrcCmplx, + q15_t * pSrcReal, + q15_t * pCmplxDst, + uint32_t numSamples); + + /** + * @brief Q31 complex-by-real multiplication + * @param[in] *pSrcCmplx points to the complex input vector + * @param[in] *pSrcReal points to the real input vector + * @param[out] *pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + * @return none. + */ + + void arm_cmplx_mult_real_q31( + q31_t * pSrcCmplx, + q31_t * pSrcReal, + q31_t * pCmplxDst, + uint32_t numSamples); + + /** + * @brief Floating-point complex-by-real multiplication + * @param[in] *pSrcCmplx points to the complex input vector + * @param[in] *pSrcReal points to the real input vector + * @param[out] *pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + * @return none. + */ + + void arm_cmplx_mult_real_f32( + float32_t * pSrcCmplx, + float32_t * pSrcReal, + float32_t * pCmplxDst, + uint32_t numSamples); + + /** + * @brief Minimum value of a Q7 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *result is output pointer + * @param[in] index is the array index of the minimum value in the input buffer. + * @return none. + */ + + void arm_min_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * result, + uint32_t * index); + + /** + * @brief Minimum value of a Q15 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output pointer + * @param[in] *pIndex is the array index of the minimum value in the input buffer. + * @return none. + */ + + void arm_min_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + /** + * @brief Minimum value of a Q31 vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output pointer + * @param[out] *pIndex is the array index of the minimum value in the input buffer. + * @return none. + */ + void arm_min_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + /** + * @brief Minimum value of a floating-point vector. + * @param[in] *pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] *pResult is output pointer + * @param[out] *pIndex is the array index of the minimum value in the input buffer. + * @return none. + */ + + void arm_min_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + +/** + * @brief Maximum value of a Q7 vector. + * @param[in] *pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] *pResult maximum value returned here + * @param[out] *pIndex index of maximum value returned here + * @return none. + */ + + void arm_max_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult, + uint32_t * pIndex); + +/** + * @brief Maximum value of a Q15 vector. + * @param[in] *pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] *pResult maximum value returned here + * @param[out] *pIndex index of maximum value returned here + * @return none. + */ + + void arm_max_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + +/** + * @brief Maximum value of a Q31 vector. + * @param[in] *pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] *pResult maximum value returned here + * @param[out] *pIndex index of maximum value returned here + * @return none. + */ + + void arm_max_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + +/** + * @brief Maximum value of a floating-point vector. + * @param[in] *pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] *pResult maximum value returned here + * @param[out] *pIndex index of maximum value returned here + * @return none. + */ + + void arm_max_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + /** + * @brief Q15 complex-by-complex multiplication + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + * @return none. + */ + + void arm_cmplx_mult_cmplx_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex-by-complex multiplication + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + * @return none. + */ + + void arm_cmplx_mult_cmplx_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t numSamples); + + /** + * @brief Floating-point complex-by-complex multiplication + * @param[in] *pSrcA points to the first input vector + * @param[in] *pSrcB points to the second input vector + * @param[out] *pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + * @return none. + */ + + void arm_cmplx_mult_cmplx_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Converts the elements of the floating-point vector to Q31 vector. + * @param[in] *pSrc points to the floating-point input vector + * @param[out] *pDst points to the Q31 output vector + * @param[in] blockSize length of the input vector + * @return none. + */ + void arm_float_to_q31( + float32_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Converts the elements of the floating-point vector to Q15 vector. + * @param[in] *pSrc points to the floating-point input vector + * @param[out] *pDst points to the Q15 output vector + * @param[in] blockSize length of the input vector + * @return none + */ + void arm_float_to_q15( + float32_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Converts the elements of the floating-point vector to Q7 vector. + * @param[in] *pSrc points to the floating-point input vector + * @param[out] *pDst points to the Q7 output vector + * @param[in] blockSize length of the input vector + * @return none + */ + void arm_float_to_q7( + float32_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q15 vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q31_to_q15( + q31_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + /** + * @brief Converts the elements of the Q31 vector to Q7 vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q31_to_q7( + q31_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + /** + * @brief Converts the elements of the Q15 vector to floating-point vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q15_to_float( + q15_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q31 vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q15_to_q31( + q15_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q7 vector. + * @param[in] *pSrc is input pointer + * @param[out] *pDst is output pointer + * @param[in] blockSize is the number of samples to process + * @return none. + */ + void arm_q15_to_q7( + q15_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup BilinearInterpolate Bilinear Interpolation + * + * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. + * The underlying function f(x, y) is sampled on a regular grid and the interpolation process + * determines values between the grid points. + * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. + * Bilinear interpolation is often used in image processing to rescale images. + * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types. + * + * Algorithm + * \par + * The instance structure used by the bilinear interpolation functions describes a two dimensional data table. + * For floating-point, the instance structure is defined as: + * 
+   *   typedef struct
+   *   {
+   *     uint16_t numRows;
+   *     uint16_t numCols;
+   *     float32_t *pData;
+   * } arm_bilinear_interp_instance_f32;
+   *
+ * + * \par + * where numRows specifies the number of rows in the table; + * numCols specifies the number of columns in the table; + * and pData points to an array of size numRows*numCols values. + * The data table pTable is organized in row order and the supplied data values fall on integer indexes. + * That is, table element (x,y) is located at pTable[x + y*numCols] where x and y are integers. + * + * \par + * Let (x, y) specify the desired interpolation point. Then define: + * 
+   *     XF = floor(x)
+   *     YF = floor(y)
+   *
+ * \par + * The interpolated output point is computed as: + * 
+   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+   *           + f(XF+1, YF) * (x-XF)*(1-(y-YF))
+   *           + f(XF, YF+1) * (1-(x-XF))*(y-YF)
+   *           + f(XF+1, YF+1) * (x-XF)*(y-YF)
+   *
+ * Note that the coordinates (x, y) contain integer and fractional components. + * The integer components specify which portion of the table to use while the + * fractional components control the interpolation processor. + * + * \par + * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output. + */ + + /** + * @addtogroup BilinearInterpolate + * @{ + */ + + /** + * + * @brief Floating-point bilinear interpolation. + * @param[in,out] *S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate. + * @param[in] Y interpolation coordinate. + * @return out interpolated value. + */ + + + static __INLINE float32_t arm_bilinear_interp_f32( + const arm_bilinear_interp_instance_f32 * S, + float32_t X, + float32_t Y) + { + float32_t out; + float32_t f00, f01, f10, f11; + float32_t *pData = S->pData; + int32_t xIndex, yIndex, index; + float32_t xdiff, ydiff; + float32_t b1, b2, b3, b4; + + xIndex = (int32_t) X; + yIndex = (int32_t) Y; + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 + || yIndex > (S->numCols - 1)) + { + return (0); + } + + /* Calculation of index for two nearest points in X-direction */ + index = (xIndex - 1) + (yIndex - 1) * S->numCols; + + + /* Read two nearest points in X-direction */ + f00 = pData[index]; + f01 = pData[index + 1]; + + /* Calculation of index for two nearest points in Y-direction */ + index = (xIndex - 1) + (yIndex) * S->numCols; + + + /* Read two nearest points in Y-direction */ + f10 = pData[index]; + f11 = pData[index + 1]; + + /* Calculation of intermediate values */ + b1 = f00; + b2 = f01 - f00; + b3 = f10 - f00; + b4 = f00 - f01 - f10 + f11; + + /* Calculation of fractional part in X */ + xdiff = X - xIndex; + + /* Calculation of fractional part in Y */ + ydiff = Y - yIndex; + + /* Calculation of bi-linear interpolated output */ + out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff; + + /* return to application */ + return (out); + + } + + /** + * + * @brief Q31 bilinear interpolation. + * @param[in,out] *S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + + static __INLINE q31_t arm_bilinear_interp_q31( + arm_bilinear_interp_instance_q31 * S, + q31_t X, + q31_t Y) + { + q31_t out; /* Temporary output */ + q31_t acc = 0; /* output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q31_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q31_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & 0xFFF00000) >> 20u); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & 0xFFF00000) >> 20u); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* shift left xfract by 11 to keep 1.31 format */ + xfract = (X & 0x000FFFFF) << 11u; + + /* Read two nearest output values from the index */ + x1 = pYData[(rI) + nCols * (cI)]; + x2 = pYData[(rI) + nCols * (cI) + 1u]; + + /* 20 bits for the fractional part */ + /* shift left yfract by 11 to keep 1.31 format */ + yfract = (Y & 0x000FFFFF) << 11u; + + /* Read two nearest output values from the index */ + y1 = pYData[(rI) + nCols * (cI + 1)]; + y2 = pYData[(rI) + nCols * (cI + 1) + 1u]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */ + out = ((q31_t) (((q63_t) x1 * (0x7FFFFFFF - xfract)) >> 32)); + acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32)); + + /* x2 * (xfract) * (1-yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (xfract) >> 32)); + + /* y1 * (1 - xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* y2 * (xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y2 * (xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* Convert acc to 1.31(q31) format */ + return (acc << 2u); + + } + + /** + * @brief Q15 bilinear interpolation. + * @param[in,out] *S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + + static __INLINE q15_t arm_bilinear_interp_q15( + arm_bilinear_interp_instance_q15 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q15_t x1, x2, y1, y2; /* Nearest output values */ + q31_t xfract, yfract; /* X, Y fractional parts */ + int32_t rI, cI; /* Row and column indices */ + q15_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & 0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & 0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & 0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[(rI) + nCols * (cI)]; + x2 = pYData[(rI) + nCols * (cI) + 1u]; + + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[(rI) + nCols * (cI + 1)]; + y2 = pYData[(rI) + nCols * (cI + 1) + 1u]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */ + + /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */ + /* convert 13.35 to 13.31 by right shifting and out is in 1.31 */ + out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4u); + acc = ((q63_t) out * (0xFFFFF - yfract)); + + /* x2 * (xfract) * (1-yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4u); + acc += ((q63_t) out * (xfract)); + + /* y1 * (1 - xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4u); + acc += ((q63_t) out * (yfract)); + + /* y2 * (xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y2 * (xfract)) >> 4u); + acc += ((q63_t) out * (yfract)); + + /* acc is in 13.51 format and down shift acc by 36 times */ + /* Convert out to 1.15 format */ + return (acc >> 36); + + } + + /** + * @brief Q7 bilinear interpolation. + * @param[in,out] *S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + + static __INLINE q7_t arm_bilinear_interp_q7( + arm_bilinear_interp_instance_q7 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q7_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q7_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & 0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & 0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & 0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[(rI) + nCols * (cI)]; + x2 = pYData[(rI) + nCols * (cI) + 1u]; + + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[(rI) + nCols * (cI + 1)]; + y2 = pYData[(rI) + nCols * (cI + 1) + 1u]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */ + out = ((x1 * (0xFFFFF - xfract))); + acc = (((q63_t) out * (0xFFFFF - yfract))); + + /* x2 * (xfract) * (1-yfract) in 2.22 and adding to acc */ + out = ((x2 * (0xFFFFF - yfract))); + acc += (((q63_t) out * (xfract))); + + /* y1 * (1 - xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y1 * (0xFFFFF - xfract))); + acc += (((q63_t) out * (yfract))); + + /* y2 * (xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y2 * (yfract))); + acc += (((q63_t) out * (xfract))); + + /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */ + return (acc >> 40); + + } + + /** + * @} end of BilinearInterpolate group + */ + + +#if defined ( __CC_ARM ) //Keil +//SMMLAR + #define multAcc_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32) + +//SMMLSR + #define multSub_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32) + +//SMMULR + #define mult_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32) + +//Enter low optimization region - place directly above function definition + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("push") \ + _Pragma ("O1") + +//Exit low optimization region - place directly after end of function definition + #define LOW_OPTIMIZATION_EXIT \ + _Pragma ("pop") + +//Enter low optimization region - place directly above function definition + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + +//Exit low optimization region - place directly after end of function definition + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__ICCARM__) //IAR + //SMMLA + #define multAcc_32x32_keep32_R(a, x, y) \ + a += (q31_t) (((q63_t) x * y) >> 32) + + //SMMLS + #define multSub_32x32_keep32_R(a, x, y) \ + a -= (q31_t) (((q63_t) x * y) >> 32) + +//SMMUL + #define mult_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((q63_t) x * y ) >> 32) + +//Enter low optimization region - place directly above function definition + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + +//Exit low optimization region - place directly after end of function definition + #define LOW_OPTIMIZATION_EXIT + +//Enter low optimization region - place directly above function definition + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + +//Exit low optimization region - place directly after end of function definition + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined(__GNUC__) + //SMMLA + #define multAcc_32x32_keep32_R(a, x, y) \ + a += (q31_t) (((q63_t) x * y) >> 32) + + //SMMLS + #define multSub_32x32_keep32_R(a, x, y) \ + a -= (q31_t) (((q63_t) x * y) >> 32) + +//SMMUL + #define mult_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((q63_t) x * y ) >> 32) + + #define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") )) + + #define LOW_OPTIMIZATION_EXIT + + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#endif + + + + + +#ifdef __cplusplus +} +#endif + + +#endif /* _ARM_MATH_H */ + + +/** + * + * End of file. + */ diff --git a/libs/BSP/can.h b/libs/BSP/can.h new file mode 100644 index 0000000..b946800 --- /dev/null +++ b/libs/BSP/can.h @@ -0,0 +1,344 @@ +#ifndef __CAN_H__ +#define __CAN_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_CAN_EXT + * @{ + * + * @file can.h + * @version 1.0 + * @date 2007-04-13 + * @author M. Muehlemann + * + * @brief Drivers for the CAN interface. Uses the SJA1000 CAN controller + * on the CARME motherboard. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ +#include /* CARME Module */ +#include /* CAN Controller SJA1000 defines */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_CAN_nCAN_INT_PORT GPIOI /**< CAN Interrupt Line Port*/ +#define CARME_CAN_nCAN_INT_PIN GPIO_Pin_8 /**< CAN Interrupt Line Pin */ +#define CARME_CAN_nCAN_IRQn_CH EXTI9_5_IRQn /**< Used NVIC channel */ + +/* baudrates */ +#define CARME_CAN_BAUD_125K 125000 /**< Baudrade 125K */ +#define CARME_CAN_BAUD_250K 250000 /**< Baudrade 250K */ +#define CARME_CAN_BAUD_500K 500000 /**< Baudrade 500K */ +#define CARME_CAN_BAUD_1M 1000000 /**< Baudrade 1M */ + +/* error codes */ +#define CARME_ERROR_CAN CARME_ERROR_CAN_BASE + 0 /**< Common CAN error */ +#define CARME_ERROR_CAN_INVALID_BAUDRATE CARME_ERROR_CAN_BASE + 1 /**< Invalid baudrate */ +#define CARME_ERROR_CAN_RXFIFO_EMPTY CARME_ERROR_CAN_BASE + 2 /**< RxFIFO empty */ +#define CARME_ERROR_CAN_INVALID_MODE CARME_ERROR_CAN_BASE + 3 /**< Invalid mode */ +#define CARME_ERROR_CAN_INVALID_OPMODE CARME_ERROR_CAN_BASE + 4 /**< Invalid opmode */ +#define CARME_ERROR_CAN_INVALID_ACCEPTANCE_MODE CARME_ERROR_CAN_BASE + 5 /**< Invalid acceptance mode*/ +#define CARME_ERROR_CAN_ERROR_STATUS CARME_ERROR_CAN_BASE + 6 /**< Status error */ + +/* interrupt enable flags */ +#define CARME_CAN_INT_BUSERR (SJA1000_IER_BEIE) /**< Bus Error Interrupt Enable */ +#define CARME_CAN_INT_ARBIT_LOST (SJA1000_IER_ALIE) /**< Arbitration Lost Interrupt Enable */ +#define CARME_CAN_INT_PASSIVE (SJA1000_IER_EPIE) /**< Error Passive Interrupt Enable */ +#define CARME_CAN_INT_WAKEUP (SJA1000_IER_WUIE) /**< Wake-up Interrupt Enable */ +#define CARME_CAN_INT_OVERRUN (SJA1000_IER_DOIE) /**< Data overrun Interrupt Enable */ +#define CARME_CAN_INT_ERROR (SJA1000_IER_EIE) /**< Error Warning Interrupt Enable */ +#define CARME_CAN_INT_TX (SJA1000_IER_TIE) /**< Transmit Interrupt Enable */ +#define CARME_CAN_INT_RX (SJA1000_IER_RIE) /**< Receive Interrupt Enable */ + +/* driver flags */ +#define CARME_CAN_DF_RESET 0x00 /**< RM-Bit in MOD register set */ +#define CARME_CAN_DF_NORMAL 0x01 /**< RM-Bit in MOD register cleared */ +#define CARME_CAN_DF_LISTEN_ONLY 0x02 /**< LOM-Bit in MOD register set */ +//#define CARME_CAN_DF_SLEEP 0x04 + +/*----- Data types ---------------------------------------------------------*/ +/** + * @brief Interrupt sources of the CAN-Controller + */ +enum CARME_CAN_IRQ_CALLBACKS { + CARME_CAN_IRQID_RX_INTERRUPT = 0, /**< Telegram received Interrupt */ + CARME_CAN_IRQID_TX_INTERRUPT, /**< Telegram transmitted Interrupt */ + CARME_CAN_IRQID_ERROR_INTERRUPT, /**< Error warning Interrupt */ + CARME_CAN_IRQID_DATAOVERFLOW_INTERRUPT, /**< Overflow Interrupt */ + CARME_CAN_IRQID_WAKEUP_INTERRUPT, /**< Wakeup Interrupt Occurs when the sleep mode is left */ + CARME_CAN_IRQID_PASSIVE_INTERRUPT, /**< Passive Interrupt */ + CARME_CAN_IRQID_ARITRATION_LOST_INTERRUPT, /**< Arbitration Lost Interrupt */ + CARME_CAN_IRQID_BUS_ERROR_INTERRUPT, /**< Bus Error Interrupt */ + + CARME_CAN_IRQID_COUNT /**< this must be the last entry (used for array size) */ +}; + +/** + * @brief This struct encapsulates a CAN message. + */ +typedef struct _CARME_CAN_MESSAGE { + uint32_t id; /**< standard or extended Identifier */ + uint8_t ext; /**< Frame format: + @arg 0: Standard Frame Format (SFF) + @arg 1: Extended Frame Format (EFF) */ + uint8_t rtr; /**< If 1 the RTR Bit was set in the received CAN message */ + uint8_t dlc; /**< Number of data-bytes in the received CAN message */ + uint8_t data[8]; /**< Array with received databytes */ +} CARME_CAN_MESSAGE; + +/** + * @brief Acceptance filter modes + * @see @ref CARME_CAN_SetAcceptaceFilter() + */ +enum CARME_CAN_ACCEPTANCE_FILTER_MODE { + MODE_SINGLE = 1, /**< single acceptance filter option is enabled + (one filter with the length of 32 bits) */ + MODE_DUAL = 2 /**< dual acceptance filter option is enabled + (two filters with the length of 16 bits) */ +}; + +/** + * @brief Information about the acceptance filter. + * @see @ref CARME_CAN_SetAcceptaceFilter() + */ +typedef struct _CARME_CAN_ACCEPTANCE_FILTER { + uint8_t acr[4]; /**< Content of the 4 Accept Filter Code Register */ + uint8_t amr[4]; /**< Content of the 4 Accept Filter Mask Register */ + enum CARME_CAN_ACCEPTANCE_FILTER_MODE afm; /**< acceptance filter mode */ +} CARME_CAN_ACCEPTANCE_FILTER; + +/** + * @brief Pointer to a function. + */ +typedef void (*IRQ_CALLBACK)(); + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_CAN_Init(uint32_t baud, uint8_t flags); +extern void CARME_CAN_InitI(uint32_t baud, uint8_t flags, uint32_t interrupts); +extern ERROR_CODES CARME_CAN_Write(CARME_CAN_MESSAGE* txMsg); +extern ERROR_CODES CARME_CAN_Read(CARME_CAN_MESSAGE* rxMsg); + +extern void CARME_CAN_Interrupt_Handler(void); +extern void CARME_CAN_RegisterIRQCallback(enum CARME_CAN_IRQ_CALLBACKS id, + IRQ_CALLBACK pIRQCallback); +extern void CARME_CAN_UnregisterIRQCallback(enum CARME_CAN_IRQ_CALLBACKS id); + +extern ERROR_CODES CARME_CAN_SetMode(uint8_t flags); +extern ERROR_CODES CARME_CAN_SetBaudrate(uint32_t baud); +extern ERROR_CODES CARME_CAN_SetAcceptaceFilter( + CARME_CAN_ACCEPTANCE_FILTER* af); +extern ERROR_CODES CARME_CAN_GetAcceptaceFilter( + CARME_CAN_ACCEPTANCE_FILTER* af); +#ifdef CARME_CAN_DEBUG +/* debug functions */ +extern void CARME_CAN_PrintRegisters(); +extern void CARME_CAN_GetRegisterString(char* pStr); +#endif + +/*----- Data ---------------------------------------------------------------*/ +static __IO uint8_t *SJA1000_CMD = (__IO uint8_t *) (FSMC_CAN_BASE); +static __IO uint8_t *SJA1000_DATA = (__IO uint8_t *) (FSMC_CAN_BASE + 8); + +/*----- Implementation -----------------------------------------------------*/ +/** + * @brief Write a value in a SJA1000 register. + * @param[in] registerAddress Address from the SJA1000 register. + * @param[in] val Value to write. + */ +static void CARME_CAN_Write_Register(uint8_t registerAddress, uint8_t val) { + *SJA1000_CMD = registerAddress; /* write address */ + *SJA1000_DATA = val; /* write data */ +} + +/** + * @brief Reads a value from a SJA1000 register. + * @param[in] registerAddress Address from the SJA1000 register. + * @return error code + */ +static uint8_t CARME_CAN_Read_Register(uint8_t registerAddress) { + *SJA1000_CMD = registerAddress; /* write address */ + return *SJA1000_DATA; /* read data */ +} + +/** + * @brief Returns 1 if the CAN Controller is involved in bus + * activities\n + * The Function checks the BS-bit in the status register of the + * SJA1000. + * @return 1 on bus-on + */ +static inline uint8_t CARME_CAN_IsBusOn(void) { + return (CARME_CAN_Read_Register(SJA1000_SR) & SJA1000_SR_BS) == 0; +} + +/** + * @brief Returns 1 if an data overrun occurred + * The Function checks the DOS-bit in the status register of the + * SJA1000. + * @return 1 on data overrun + */ +static inline uint8_t CARME_CAN_IsDataOverrun(void) { + return (CARME_CAN_Read_Register(SJA1000_SR) & SJA1000_SR_DOS) + == SJA1000_SR_DOS; +} + +/** + * @brief Returns 1 if at least one of the error counters has reached + * or exceeded the value in the Error Warning Limit Register. \n + * The Function checks the ES-bit in the status register of the + * SJA1000. + * @return 1 on error + */ +static inline uint8_t CARME_CAN_IsError(void) { + return (CARME_CAN_Read_Register(SJA1000_SR) & SJA1000_SR_ES) + == SJA1000_SR_ES; +} + +/** + * @brief Clear Data-Overrun-Bit in the status register of the SJA1000 + */ +static inline void CARME_CAN_ClearDataOverrun(void) { + CARME_CAN_Write_Register(SJA1000_CMR, SJA1000_CMR_CDO); // set CDO-bit +} + +/** + * @brief Cancel a pending transmission request. + */ +static inline void CARME_CAN_AbortTransmisssion(void) { + + CARME_CAN_Write_Register(SJA1000_CMR, SJA1000_CMR_AT); // set At-bit +} + +/** + * @brief Set the value of the Error Warning Limit Register. The content + * can only be changed in reset mode. + * @param[in] limit The new content of the Error Warning Limit Register + * @return Error code + */ +static inline ERROR_CODES CARME_CAN_SetErrorWarningLimit(uint8_t limit) { + ERROR_CODES err = CARME_NO_ERROR; + + if (!(CARME_CAN_Read_Register(SJA1000_MOD) & SJA1000_MOD_RM)) { + err = CARME_ERROR_CAN_INVALID_OPMODE; + } + CARME_CAN_Write_Register(SJA1000_EWL, limit); + + return err; +} + +/** + * @brief Get the value of the Error Warning Limit Register. + * @param[in] limit Pointer to a variable which will contain the content + * of the Error Warning Limit Register + */ +static inline void CARME_CAN_GetErrorWarningLimit(uint8_t* limit) { + *limit = CARME_CAN_Read_Register(SJA1000_EWL); +} + +/** + * @brief Get the value of the RX Error Count Register. + * @param[in] count Pointer to a variable which will contain the content + * of the RX Error Count Register + */ +static inline void CARME_CAN_GetRxErrCount(uint8_t* count) { + *count = CARME_CAN_Read_Register(SJA1000_RXERR); +} + +/** + * @brief Get the value of the TX Error Count Register. + * @param[in] count Pointer to a variable which will contain the content + * of the TX Error Count Register. + */ +static inline void CARME_CAN_GetTxErrCount(uint8_t* count) { + + *count = CARME_CAN_Read_Register(SJA1000_TXERR); +} + +/** + * @brief Get the value of the TX Error Count Register. + * @param[in] alc Pointer to a variable which will contain the content + * of the Arbitration Lost Capture Register. + */ +static inline void CARME_CAN_GetArbitrationLostCapture(uint8_t* alc) { + *alc = CARME_CAN_Read_Register(SJA1000_ALC); +} + +/** + * @brief Get the value of the TX Error Count Register. + * @param[in] ecc Pointer to a variable which will contain the content + * of the Error Code Capture Register. + */ +static inline void CARME_CAN_GetErrorCodeCapture(uint8_t* ecc) { + + *ecc = CARME_CAN_Read_Register(SJA1000_ECC); +} + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __CAN_H__ */ diff --git a/libs/BSP/can_sja1000.h b/libs/BSP/can_sja1000.h new file mode 100644 index 0000000..0f5d818 --- /dev/null +++ b/libs/BSP/can_sja1000.h @@ -0,0 +1,179 @@ +#ifndef __CAN_SJA1000_H__ +#define __CAN_SJA1000_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_CAN_EXT + * @{ + * @addtogroup CARME_CAN_EXT_Ctrl + * @{ + * + * @file can_sja1000.h + * @version 1.0 + * @date 2007-04-13 + * @author M. Muehlemann + * + * @brief SJA1000 specific declarations. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* CARME Module */ + +/*----- Macros -------------------------------------------------------------*/ +/***************************************************************************** + * REGISTERS (PeliCAN Mode) + ****************************************************************************/ +#define SJA1000_MOD 0x00 /**< mode register */ +#define SJA1000_CMR 0x01 /**< command register */ +#define SJA1000_SR 0x02 /**< status register */ +#define SJA1000_IR 0x03 /**< interrupt register */ +#define SJA1000_IER 0x04 /**< interrupt enable register */ +/* reserved 0x05 */ +#define SJA1000_BTR0 0x06 /**< bus timing 0 */ +#define SJA1000_BTR1 0x07 /**< bus timing 1 */ +#define SJA1000_OCR 0x08 /**< output control */ +/* test 0x09 */ +/* reserved 0x0a */ +#define SJA1000_ALC 0x0b /**< Arbitration Lost Capture */ +#define SJA1000_ECC 0x0c /**< Error Code Capture */ +#define SJA1000_EWL 0x0d /**< Error Warning Limit */ +#define SJA1000_RXERR 0x0e /**< RX Error Counter Register */ +#define SJA1000_TXERR 0x0f /**< TX Error Counter Register */ +#define SJA1000_RMC 0x1d /**< RX Buffer Message Counter Register */ +#define SJA1000_RBSA 0x1e /**< RX Buffer Start Address Register */ +#define SJA1000_CDR 0x1f /**< clock divider register */ +#define SJA1000_ACR(_n_) (0x10 +_n_) /**< Acceptance Code n */ +#define SJA1000_AMR(_n_) (0x14 +_n_) /**< Acceptance Code n */ +#define SJA1000_RX_BUF(_n_) (0x10 +_n_) /**< RX Buffer */ +#define SJA1000_TX_BUF(_n_) (0x10 +_n_) /**< TX Buffer */ + +/***************************************************************************** + * FLAGS (PeliCAN Mode) + ****************************************************************************/ +/* mode register */ +#define SJA1000_MOD_SM (1<<4) /**< Sleep Mode */ +#define SJA1000_MOD_AFM (1<<3) /**< Acceptance Filter Mode */ +#define SJA1000_MOD_STM (1<<2) /**< Self Test Mode */ +#define SJA1000_MOD_LOM (1<<1) /**< Listen Only Mode */ +#define SJA1000_MOD_RM (1<<0) /**< Reset Mode */ +/* command register */ +#define SJA1000_CMR_SRR (1<<4) /**< Self Reception Request */ +#define SJA1000_CMR_CDO (1<<3) /**< Clear Data Overrun */ +#define SJA1000_CMR_RRB (1<<2) /**< Release Receive Buffer */ +#define SJA1000_CMR_AT (1<<1) /**< Abort Transmission */ +#define SJA1000_CMR_TR (1<<0) /**< Transmission Request */ +/* interrupt register */ +#define SJA1000_IR_BEI (1<<7) /**< Bus Error Interrupt */ +#define SJA1000_IR_ALI (1<<6) /**< Arbitration Lost Interrupt */ +#define SJA1000_IR_EPI (1<<5) /**< Error Passive Interrupt */ +/* additional declarations are below */ + +/* interrupt enable register */ +#define SJA1000_IER_BEIE (1<<7) /**< Bus Error Interrupt Enable */ +#define SJA1000_IER_ALIE (1<<6) /**< Arbitration Lost Interrupt Enable */ +#define SJA1000_IER_EPIE (1<<5) /**< Error Passive Interrupt Enable */ +#define SJA1000_IER_WUIE (1<<4) /**< Wake-up Interrupt Enable */ +#define SJA1000_IER_DOIE (1<<3) /**< Data overrun Interrupt Enable */ +#define SJA1000_IER_EIE (1<<2) /**< Error Warning Interrupt Enable */ +#define SJA1000_IER_TIE (1<<1) /**< Transmit Interrupt Enable */ +#define SJA1000_IER_RIE (1<<0) /**< Receive Interrupt Enable */ +/* Frame information */ +#define SJA1000_FRAMEINFO_FF (1<<7) /**< Frame Format */ +#define SJA1000_FRAMEINFO_RTR (1<<6) /**< Remote transmission Request */ +/* status register */ +#define SJA1000_SR_BS (1<<7) /**< bus status */ +#define SJA1000_SR_ES (1<<6) /**< error status */ +#define SJA1000_SR_TS (1<<5) /**< transmit status */ +#define SJA1000_SR_RS (1<<4) /**< receive status */ +#define SJA1000_SR_TCS (1<<3) /**< transmission complete status */ +#define SJA1000_SR_TBS (1<<2) /**< transmit buffer status */ +#define SJA1000_SR_DOS (1<<1) /**< data overrun status */ +#define SJA1000_SR_RBS (1<<0) /**< receive buffer status */ +/* interrupt register */ +#define SJA1000_IR_WUI (1<<4) /**< wake-up interrupt */ +#define SJA1000_IR_DOI (1<<3) /**< data overrun interrupt */ +#define SJA1000_IR_EI (1<<2) /**< error interrupt */ +#define SJA1000_IR_TI (1<<1) /**< transmit interrupt */ +#define SJA1000_IR_RI (1<<0) /**< receive interrupt */ +/* clock divider register (CDR) */ +#define SJA1000_CDR_CANMODE (1<<7) /**< can mode (BasicCAN or PeliCAN) */ +#define SJA1000_CDR_CBP (1<<6) /**< input bypass */ +#define SJA1000_CDR_RXINTEN (1<<5) /**< TX1 as receive interrupt output*/ +#define SJA1000_CDR_CLOCK_OFF (1<<3) /**< disable CLKOUT pin */ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + * @} + */ + +#endif /* __CAN_SJA1000_H__ */ diff --git a/libs/BSP/carme.h b/libs/BSP/carme.h new file mode 100644 index 0000000..9317777 --- /dev/null +++ b/libs/BSP/carme.h @@ -0,0 +1,278 @@ +#ifndef __CARME_H__ +#define __CARME_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_Core + * @{ + * + * @file carme.h + * @version 1.0 + * @date 2013-01-09 + * @author rct1 + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ + +/*----- Macros -------------------------------------------------------------*/ +/* FSMC base addresses for each block */ +#define FSMC_NOR_PSRAM_CS_ADDR(n) (0x60000000 + ((n) - 1) \ + * 0x4000000) /**< address formula */ +#define FSMC_FLASH_BASE FSMC_NOR_PSRAM_CS_ADDR(1) /**< External flash */ +#define FSMC_PSRAM_BASE FSMC_NOR_PSRAM_CS_ADDR(2) /**< External ram */ +#define FSMC_LCD_SSD1963_BASE FSMC_NOR_PSRAM_CS_ADDR(3) /**< LCD SSD1963 controller */ +#define FSMC_IO_BASE FSMC_NOR_PSRAM_CS_ADDR(4) /**< External IO */ +#define FSMC_CARME_EXTENSION1_BASE (FSMC_IO_BASE + 0x0000000) /**< CARME Extension 1 */ +#define FSMC_CARME_EXTENSION2_BASE (FSMC_IO_BASE + 0x1000000) /**< CARME Extension 2 */ +#define FSMC_CAN_BASE (FSMC_IO_BASE + 0x2000000) /**< CAN controller SJA1000 */ + +/* AGPIO list */ +#define CARME_AGPIO_9 GPIOI, GPIO_Pin_5 /**< Additional GPIO 9 */ +#define CARME_AGPIO_13 GPIOG, GPIO_Pin_15 /**< Additional GPIO 13 */ +#define CARME_AGPIO_21 GPIOI, GPIO_Pin_4 /**< Additional GPIO 21 */ +#define CARME_AGPIO_22 GPIOH, GPIO_Pin_2 /**< Additional GPIO 22 */ +#define CARME_AGPIO_90 GPIOF, GPIO_Pin_11 /**< Additional GPIO 90 */ +#define CARME_AGPIO_91 GPIOF, GPIO_Pin_10 /**< Additional GPIO 91 */ +#define CARME_AGPIO_93 GPIOF, GPIO_Pin_9 /**< Additional GPIO 93 */ +#define CARME_AGPIO_94 GPIOF, GPIO_Pin_8 /**< Additional GPIO 94 */ +#define CARME_AGPIO_96 GPIOF, GPIO_Pin_7 /**< Additional GPIO 96 */ +#define CARME_AGPIO_97 GPIOF, GPIO_Pin_6 /**< Additional GPIO 97 */ +#define CARME_AGPIO_99 GPIOC, GPIO_Pin_7 /**< Additional GPIO 99 */ +#define CARME_AGPIO_101 GPIOB, GPIO_Pin_15 /**< Additional GPIO 101 */ +#define CARME_AGPIO_102 GPIOB, GPIO_Pin_14 /**< Additional GPIO 102 */ +#define CARME_AGPIO_103 GPIOI, GPIO_Pin_0 /**< Additional GPIO 103 */ +#define CARME_AGPIO_105 GPIOB, GPIO_Pin_8 /**< Additional GPIO 105 */ +#define CARME_AGPIO_108 GPIOB, GPIO_Pin_6 /**< Additional GPIO 108 */ +#define CARME_AGPIO_115 GPIOB, GPIO_Pin_2 /**< Additional GPIO 115 */ +#define CARME_AGPIO_116 GPIOB, GPIO_Pin_1 /**< Additional GPIO 116 */ +#define CARME_LED_GREEN GPIOI, GPIO_Pin_6 /**< Green LED on module */ +#define CARME_LED_RED GPIOI, GPIO_Pin_7 /**< Red LED on module */ + +/* AGPIO Pin list */ +#define CARME_AGPIO_PIN_116 ((uint32_t)0x00001) /**< Additional GPIO 116 Pin */ +#define CARME_AGPIO_PIN_115 ((uint32_t)0x00002) /**< Additional GPIO 115 Pin */ +#define CARME_AGPIO_PIN_108 ((uint32_t)0x00004) /**< Additional GPIO 108 Pin */ +#define CARME_AGPIO_PIN_105 ((uint32_t)0x00008) /**< Additional GPIO 105 Pin */ +#define CARME_AGPIO_PIN_103 ((uint32_t)0x00010) /**< Additional GPIO 103 Pin */ +#define CARME_AGPIO_PIN_102 ((uint32_t)0x00020) /**< Additional GPIO 102 Pin */ +#define CARME_AGPIO_PIN_101 ((uint32_t)0x00040) /**< Additional GPIO 101 Pin */ +#define CARME_AGPIO_PIN_99 ((uint32_t)0x00080) /**< Additional GPIO 99 Pin */ +#define CARME_AGPIO_PIN_97 ((uint32_t)0x00100) /**< Additional GPIO 97 Pin */ +#define CARME_AGPIO_PIN_96 ((uint32_t)0x00200) /**< Additional GPIO 96 Pin */ +#define CARME_AGPIO_PIN_94 ((uint32_t)0x00400) /**< Additional GPIO 94 Pin */ +#define CARME_AGPIO_PIN_93 ((uint32_t)0x00800) /**< Additional GPIO 93 Pin */ +#define CARME_AGPIO_PIN_91 ((uint32_t)0x01000) /**< Additional GPIO 91 Pin */ +#define CARME_AGPIO_PIN_90 ((uint32_t)0x02000) /**< Additional GPIO 90 Pin */ +#define CARME_AGPIO_PIN_22 ((uint32_t)0x04000) /**< Additional GPIO 22 Pin */ +#define CARME_AGPIO_PIN_21 ((uint32_t)0x08000) /**< Additional GPIO 21 Pin */ +#define CARME_AGPIO_PIN_13 ((uint32_t)0x10000) /**< Additional GPIO 13 Pin */ +#define CARME_AGPIO_PIN_9 ((uint32_t)0x20000) /**< Additional GPIO 9 Pin */ +#define CARME_LED_PIN_GREEN ((uint32_t)0x40000) /**< Green LED Pin */ +#define CARME_LED_PIN_RED ((uint32_t)0x80000) /**< Red LED Pin */ + +/* CARME error codes */ +#define CARME_NO_ERROR 0x0 /**< No error */ +#define CARME_ERROR_IO1_BASE 0x10 /**< CARME IO1 errors */ +#define CARME_ERROR_IO2_BASE 0x20 /**< CARME IO2 errors */ +#define CARME_ERROR_UART_BASE 0x30 /**< UART errors */ +#define CARME_ERROR_CAN_BASE 0x40 /**< CAN errors */ +#define CARME_ERROR_I2C_BASE 0x60 /**< I2C errors */ +#define CARME_ERROR_AUDIO_BASE 0x80 /**< Audio codec errors */ +#define CARME_ERROR_ETH_BASE 0xA0 /**< Ethernet errors */ +#define CARME_ERROR_USB_BASE 0xC0 /**< USB errors */ +#define CARME_ERROR_EEPROM_BASE 0xE0 /**< EEPROM errors */ + +/** + * @brief Get GPIO_PinSourcex from GPIO_Pin_x. + */ +#define CARME_GPIO_PIN_TO_SOURCE(GPIO_PIN) ( \ + ((GPIO_PIN) & GPIO_Pin_0) ? GPIO_PinSource0 : /* bit 0 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_1) ? GPIO_PinSource1 : /* bit 1 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_2) ? GPIO_PinSource2 : /* bit 2 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_3) ? GPIO_PinSource3 : /* bit 3 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_4) ? GPIO_PinSource4 : /* bit 4 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_5) ? GPIO_PinSource5 : /* bit 5 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_6) ? GPIO_PinSource6 : /* bit 6 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_7) ? GPIO_PinSource7 : /* bit 7 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_8) ? GPIO_PinSource8 : /* bit 8 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_9) ? GPIO_PinSource9 : /* bit 9 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_10) ? GPIO_PinSource10 : /* bit 10 is set? */\ + ((GPIO_PIN) & GPIO_Pin_11) ? GPIO_PinSource11 : /* bit 11 is set? */\ + ((GPIO_PIN) & GPIO_Pin_12) ? GPIO_PinSource12 : /* bit 12 is set? */\ + ((GPIO_PIN) & GPIO_Pin_13) ? GPIO_PinSource13 : /* bit 13 is set? */\ + ((GPIO_PIN) & GPIO_Pin_14) ? GPIO_PinSource14 : /* bit 14 is set? */\ + ((GPIO_PIN) & GPIO_Pin_15) ? GPIO_PinSource15 : /* bit 15 is set? */\ + -1) /* no bits are set */ + +/** + * @brief Get EXTI_PortSourceGPIOx from GPIOx. + */ +#define CARME_GPIO_TO_EXTIPORTSOURCE(GPIO_PORT) ( \ + (GPIO_PORT == GPIOA) ? EXTI_PortSourceGPIOA : /* Port A? */ \ + (GPIO_PORT == GPIOB) ? EXTI_PortSourceGPIOB : /* Port B? */ \ + (GPIO_PORT == GPIOC) ? EXTI_PortSourceGPIOC : /* Port C? */ \ + (GPIO_PORT == GPIOD) ? EXTI_PortSourceGPIOD : /* Port D? */ \ + (GPIO_PORT == GPIOE) ? EXTI_PortSourceGPIOE : /* Port E? */ \ + (GPIO_PORT == GPIOF) ? EXTI_PortSourceGPIOF : /* Port F? */ \ + (GPIO_PORT == GPIOG) ? EXTI_PortSourceGPIOG : /* Port G? */ \ + (GPIO_PORT == GPIOH) ? EXTI_PortSourceGPIOH : /* Port H? */ \ + (GPIO_PORT == GPIOI) ? EXTI_PortSourceGPIOI : /* Port I? */ \ + -1) /* no port is set */ + +/** + * @brief Get EXTI_PinSourcex from GPIO_Pin_x. + */ +#define CARME_GPIO_TO_EXTIPINSOURCE(GPIO_PIN) ( \ + ((GPIO_PIN) & GPIO_Pin_0) ? EXTI_PinSource0 : /* bit 0 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_1) ? EXTI_PinSource1 : /* bit 1 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_2) ? EXTI_PinSource2 : /* bit 2 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_3) ? EXTI_PinSource3 : /* bit 3 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_4) ? EXTI_PinSource4 : /* bit 4 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_5) ? EXTI_PinSource5 : /* bit 5 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_6) ? EXTI_PinSource6 : /* bit 6 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_7) ? EXTI_PinSource7 : /* bit 7 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_8) ? EXTI_PinSource8 : /* bit 8 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_9) ? EXTI_PinSource9 : /* bit 9 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_10) ? EXTI_PinSource10 : /* bit 10 is set? */\ + ((GPIO_PIN) & GPIO_Pin_11) ? EXTI_PinSource11 : /* bit 11 is set? */\ + ((GPIO_PIN) & GPIO_Pin_12) ? EXTI_PinSource12 : /* bit 12 is set? */\ + ((GPIO_PIN) & GPIO_Pin_13) ? EXTI_PinSource13 : /* bit 13 is set? */\ + ((GPIO_PIN) & GPIO_Pin_14) ? EXTI_PinSource14 : /* bit 14 is set? */\ + ((GPIO_PIN) & GPIO_Pin_15) ? EXTI_PinSource15 : /* bit 15 is set? */\ + -1) /* no bits are set */ + +/** + * @brief Get EXTI_Linex from GPIO_Pin_x. + */ +#define CARME_GPIO_TO_EXTILINE(GPIO_PIN) ( \ + ((GPIO_PIN) & GPIO_Pin_0) ? EXTI_Line0 : /* bit 0 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_1) ? EXTI_Line1 : /* bit 1 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_2) ? EXTI_Line2 : /* bit 2 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_3) ? EXTI_Line3 : /* bit 3 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_4) ? EXTI_Line4 : /* bit 4 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_5) ? EXTI_Line5 : /* bit 5 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_6) ? EXTI_Line6 : /* bit 6 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_7) ? EXTI_Line7 : /* bit 7 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_8) ? EXTI_Line8 : /* bit 8 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_9) ? EXTI_Line9 : /* bit 9 is set? */ \ + ((GPIO_PIN) & GPIO_Pin_10) ? EXTI_Line10 : /* bit 10 is set? */\ + ((GPIO_PIN) & GPIO_Pin_11) ? EXTI_Line11 : /* bit 11 is set? */\ + ((GPIO_PIN) & GPIO_Pin_12) ? EXTI_Line12 : /* bit 12 is set? */\ + ((GPIO_PIN) & GPIO_Pin_13) ? EXTI_Line13 : /* bit 13 is set? */\ + ((GPIO_PIN) & GPIO_Pin_14) ? EXTI_Line14 : /* bit 14 is set? */\ + ((GPIO_PIN) & GPIO_Pin_15) ? EXTI_Line15 : /* bit 15 is set? */\ + -1) /* no bits are set */ + +#ifndef max +/** + * @brief Get the maximum of two numbers. + */ +#define max(a, b) ( ((a) > (b)) ? (a) : (b) ) +#endif + +#ifndef min +/** + * @brief Get the minimum of two numbers. + */ +#define min(a, b) ( ((a) < (b)) ? (a) : (b) ) +#endif + +/*----- Data types ---------------------------------------------------------*/ +/** + * @brief CARME port and pin association structure. + */ +typedef struct _CARME_Port_Pin_t { + GPIO_TypeDef* GPIOx; + uint16_t GPIO_Pin; + GPIOMode_TypeDef GPIO_Mode; + uint8_t GPIO_AF; +} CARME_Port_Pin_t; + +/** + * @brief Error variable + */ +typedef uint8_t ERROR_CODES; + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_Init(void); +extern void CARME_GPIO_Init(CARME_Port_Pin_t *pPortPinAssociation, + GPIO_InitTypeDef *pGPIO_InitStruct, uint8_t size); +extern void CARME_AGPIO_Set(uint32_t write, uint32_t mask); +extern void CARME_AGPIO_Get(uint32_t *pStatus); +extern void CARME_LED_Green_Set(void); +extern void CARME_LED_Green_Reset(void); +extern void CARME_LED_Red_Set(void); +extern void CARME_LED_Red_Reset(void); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __CARME_H__ */ diff --git a/libs/BSP/carme_io1.h b/libs/BSP/carme_io1.h new file mode 100644 index 0000000..74ac9f7 --- /dev/null +++ b/libs/BSP/carme_io1.h @@ -0,0 +1,139 @@ +#ifndef __CARME_IO1_H__ +#define __CARME_IO1_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_IO1 + * @{ + * + * @file carme_io1.h + * @version 1.0 + * @date 2012-12-19 + * @author rct1 + * + * @brief CARME IO1 extension module board support package. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_IO1_BUTTON0_PORT GPIOC +#define CARME_IO1_BUTTON1_PORT GPIOB +#define CARME_IO1_BUTTON2_PORT GPIOB +#define CARME_IO1_BUTTON3_PORT GPIOI +#define CARME_IO1_BUTTON0_PIN GPIO_Pin_7 +#define CARME_IO1_BUTTON1_PIN GPIO_Pin_15 +#define CARME_IO1_BUTTON2_PIN GPIO_Pin_14 +#define CARME_IO1_BUTTON3_PIN GPIO_Pin_0 + +/*----- Data types ---------------------------------------------------------*/ +/** + * @brief This enum contains all available Ports of the PIO device + */ +typedef enum _CARME_IO1_PIO_PORT { + CARME_IO1_PORT_A, /**< Port A [PA0 ... PA7] */ +// CARME_IO1_PORT_B, + CARME_IO1_PORT_C, /**< Port C [PC0 ... PC7] */ + CARME_IO1_PORT_C_L, /**< Port C [PC0 ... PC3] */ + CARME_IO1_PORT_C_H /**< Port C [PC4 ... PC7] */ +} CARME_IO1_PIO_PORT; + +/** + * @brief This contains all possible commands for the PIO device + */ +typedef enum _CARME_IO1_PIO_CONTROL { + CARME_IO1_PORT_A_IN = 0x01, /**< input Port A */ + CARME_IO1_PORT_A_OUT = 0x02, /**< ouput Port A */ + CARME_IO1_PORT_C_IN = 0x04, /**< input Port C */ + CARME_IO1_PORT_C_OUT = 0x08, /**< output Port C */ + CARME_IO1_PORT_C_L_IN = 0x10, /**< input Port C [PC0 ... PC3] */ + CARME_IO1_PORT_C_L_OUT = 0x20, /**< output Port C [PC0 ... PC3] */ + CARME_IO1_PORT_C_H_IN = 0x40, /**< input Port C [PC4 ... PC7] */ + CARME_IO1_PORT_C_H_OUT = 0x80 /**< output Port C [PC4 ... PC7] */ +} CARME_IO1_PIO_CONTROL; + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_IO1_Init(void); +extern void CARME_IO1_LED_Set(uint8_t write, uint8_t mask); +extern void CARME_IO1_LED_Get(uint8_t *pStatus); +extern void CARME_IO1_SWITCH_Get(uint8_t *pStatus); +extern void CARME_IO1_BUTTON_Get(uint8_t *pStatus); +extern void CARME_IO1_BUTTON_Interrupt(FunctionalState NewState); +extern void CARME_IO1_PIO_Write(CARME_IO1_PIO_PORT port, uint8_t data); +extern void CARME_IO1_PIO_Read(CARME_IO1_PIO_PORT port, uint8_t *data); +extern void CARME_IO1_PIO_Set(CARME_IO1_PIO_PORT port, uint8_t pio); +extern void CARME_IO1_PIO_Clear(CARME_IO1_PIO_PORT port, uint8_t pio); +extern void CARME_IO1_PIO_Control(CARME_IO1_PIO_CONTROL cmd); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __CARME_IO1_H__ */ diff --git a/libs/BSP/carme_io2.h b/libs/BSP/carme_io2.h new file mode 100644 index 0000000..65e6b9c --- /dev/null +++ b/libs/BSP/carme_io2.h @@ -0,0 +1,187 @@ +#ifndef __CARME_IO2_H__ +#define __CARME_IO2_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_IO2 + * @{ + * + * @file carme_io2.h + * @version 1.0 + * @date 2013-01-09 + * @author rct1 + * + * @brief CARME IO2 extension module board support package. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ +#include /* CARME Module */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_ERROR_IO2_NO_DATA (CARME_ERROR_IO2_BASE + 0) /**< No data available */ +#define CARME_ERROR_IO2_PWM_WRONG_CHANNEL (CARME_ERROR_IO2_BASE + 1) /**< Wrong PWM channel */ + +#define CARME_IO2_GPIO_OUT_PIN0 0x1 /**< GPIO Out Pin 0 */ +#define CARME_IO2_GPIO_OUT_PIN1 0x2 /**< GPIO Out Pin 1 */ +#define CARME_IO2_GPIO_OUT_PIN2 0x4 /**< GPIO Out Pin 2 */ + +/* LTC2622 DAC Commands */ +#define CARME_IO2_LTC2622_CMD_W 0x00 /**< Write to Input Register n */ +#define CARME_IO2_LTC2622_CMD_Un 0x01 /**< Update (Power Up) DAC Register n */ +#define CARME_IO2_LTC2622_CMD_WUa 0x02 /**< Write to Input registers, Update (Power Up) All n */ +#define CARME_IO2_LTC2622_CMD_WUn 0x03 /**< Write to and Update (Power Up) n */ +#define CARME_IO2_LTC2622_CMD_Off 0x04 /**< Power Down n */ +#define CARME_IO2_LTC2622_CMD_None 0xFF /**< No Operation */ + +/* LTC2622 DAC Addresses */ +#define CARME_IO2_LTC2622_ADDR_A 0x00 /**< DAC A */ +#define CARME_IO2_LTC2622_ADDR_B 0x01 /**< DAC B */ +#define CARME_IO2_LTC2622_ADDR_ALL 0xFF /**< All DACs */ + +/*----- Data types ---------------------------------------------------------*/ +/** + * @brief ADC port names. + */ +typedef enum _CARME_IO2_ADC_CHANNEL { + CARME_IO2_ADC_PORT0 = 0, /**< Port 0, Poti */ + CARME_IO2_ADC_PORT1 = 1, /**< Port 1 */ + CARME_IO2_ADC_PORT2 = 2 /**< Port 2 */ +} CARME_IO2_ADC_CHANNEL; + +/** + * @brief GPIO Out mode definitions. + */ +typedef enum _CARME_IO2_GPIO_OUT_MODE { + CARME_IO2_GPIO_OUT_MODE_GPIO = GPIO_Mode_OUT, /**< GPIO Out mode as + * GPIO */ + CARME_IO2_GPIO_OUT_MODE_PWM = GPIO_Mode_AF /**< GPIO Out mode as + * PWM */ +} CARME_IO2_GPIO_OUT_MODE; + +/** + * @brief DAC port names. + */ +typedef enum _CARME_IO2_DAC_CHANNEL { + CARME_IO2_DAC_OUT0 = CARME_IO2_LTC2622_ADDR_A, /**< DAC Out 0 */ + CARME_IO2_DAC_OUT1 = CARME_IO2_LTC2622_ADDR_B, /**< DAC Out 1 */ + CARME_IO2_DAC_OUT_BOTH = CARME_IO2_LTC2622_ADDR_ALL /**< DAC Out both */ +} CARME_IO2_DAC_CHANNEL; + +/** + * @brief ADC port names. + */ +typedef enum _CARME_IO2_SPI_CHANNEL { + CARME_IO2_nPSC0 = 0, /**< DAC, SPI0 */ + CARME_IO2_nPSC1 = 1 /**< External, SPI1 */ +} CARME_IO2_SPI_CHANNEL; + +/** + * @brief PWM port names. + */ +typedef enum _CARME_IO2_PWM_CHANNEL { + CARME_IO2_PWM0, /**< PWM0 */ + CARME_IO2_PWM1, /**< PWM1 */ + CARME_IO2_PWM2, /**< PWM2 */ + CARME_IO2_PWM3 /**< PWM3, Motor Out */ +} CARME_IO2_PWM_CHANNEL; + +/** + * @brief DC motor direction. + */ +typedef enum _CARME_IO2_PWM_PHASE { + CARME_IO2_PWM_NORMAL_DIRECTION, /**< Forward */ + CARME_IO2_PWM_OPPOSITE_DIRECTION /**< Backward */ +} CARME_IO2_PWM_PHASE; + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_IO2_Init(void); +extern void CARME_IO2_GPIO_OUT_Settings(uint8_t pin, + CARME_IO2_GPIO_OUT_MODE mode); +extern void CARME_IO2_ADC_Get(CARME_IO2_ADC_CHANNEL channel, uint16_t *pValue); +extern void CARME_IO2_DAC_Set(CARME_IO2_DAC_CHANNEL channel, uint16_t Value); +extern void CARME_IO2_SPI_Select(CARME_IO2_SPI_CHANNEL select); +extern void CARME_IO2_SPI_CS_Out(uint8_t cs); +extern void CARME_IO2_SPI_Send(uint16_t data); +extern void CARME_IO2_SPI_Receive(uint16_t *pValue); +extern void CARME_IO2_PWM_Settings( + TIM_TimeBaseInitTypeDef *pTIM_TimeBaseStruct); +extern ERROR_CODES CARME_IO2_PWM_Set(CARME_IO2_PWM_CHANNEL channel, + uint16_t value); +extern void CARME_IO2_PWM_Phase(CARME_IO2_PWM_PHASE dir); +extern void CARME_IO2_GPIO_IN_Get(uint8_t *pStatus); +extern void CARME_IO2_GPIO_OUT_Set(uint8_t Status); +extern void CARME_IO2_OPTO_IN_Get(uint8_t *pStatus); +extern void CARME_IO2_OPTO_OUT_Set(uint8_t Status); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __CARME_IO2_H__ */ diff --git a/libs/BSP/core_cm0.h b/libs/BSP/core_cm0.h new file mode 100644 index 0000000..1b6b54e --- /dev/null +++ b/libs/BSP/core_cm0.h @@ -0,0 +1,682 @@ +/**************************************************************************//** + * @file core_cm0.h + * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#endif + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_CM0_H_GENERIC +#define __CORE_CM0_H_GENERIC + +/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** \ingroup Cortex_M0 + @{ + */ + +/* CMSIS CM0 definitions */ +#define __CM0_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ +#define __CM0_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ +#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16) | \ + __CM0_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x00) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#endif + +/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all +*/ +#define __FPU_USED 0 + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif +#endif + +#include /* standard types definitions */ +#include /* Core Instruction Access */ +#include /* Core Function Access */ + +#endif /* __CORE_CM0_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0_H_DEPENDANT +#define __CORE_CM0_H_DEPENDANT + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0_REV + #define __CM0_REV 0x0000 + #warning "__CM0_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2 + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0 + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/*@} end of group Cortex_M0 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ +#else + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ +#endif + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + + +/** \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + + +/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ +#else + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ +#endif + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + + +/** \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/*@} end of group CMSIS_CORE */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31]; + __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31]; + __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31]; + __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31]; + uint32_t RESERVED4[64]; + __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) + are only accessible over DAP and not via processor. Therefore + they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M0 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/* Interrupt Priorities are WORD accessible only under ARMv6M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) +#define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) +#define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) + + +/** \brief Enable External Interrupt + + The function enables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Disable External Interrupt + + The function disables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Get Pending Interrupt + + The function reads the pending register in the NVIC and returns the pending bit + for the specified interrupt. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); +} + + +/** \brief Set Pending Interrupt + + The function sets the pending bit of an external interrupt. + + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Clear Pending Interrupt + + The function clears the pending bit of an external interrupt. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ +} + + +/** \brief Set Interrupt Priority + + The function sets the priority of an interrupt. + + \note The priority cannot be set for every core interrupt. + + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if(IRQn < 0) { + SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | + (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } + else { + NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | + (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } +} + + +/** \brief Get Interrupt Priority + + The function reads the priority of an interrupt. The interrupt + number can be positive to specify an external (device specific) + interrupt, or negative to specify an internal (core) interrupt. + + + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented + priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if(IRQn < 0) { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ + else { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ +} + + +/** \brief System Reset + + The function initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + while(1); /* wait until reset */ +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0) + +/** \brief System Tick Configuration + + The function initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + + \param [in] ticks Number of ticks between two interrupts. + + \return 0 Function succeeded. + \return 1 Function failed. + + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ + + SysTick->LOAD = ticks - 1; /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#endif /* __CORE_CM0_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/core_cm0plus.h b/libs/BSP/core_cm0plus.h new file mode 100644 index 0000000..d1c3923 --- /dev/null +++ b/libs/BSP/core_cm0plus.h @@ -0,0 +1,793 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#endif + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** \ingroup Cortex-M0+ + @{ + */ + +/* CMSIS CM0P definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16) | \ + __CM0PLUS_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x00) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#endif + +/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all +*/ +#define __FPU_USED 0 + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif +#endif + +#include /* standard types definitions */ +#include /* Core Instruction Access */ +#include /* Core Function Access */ + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000 + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0 + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0 + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2 + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0 + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ +#else + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ +#endif + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + + +/** \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + + +/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ +#else + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ +#endif + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + + +/** \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/*@} end of group CMSIS_CORE */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31]; + __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31]; + __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31]; + __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31]; + uint32_t RESERVED4[64]; + __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if (__VTOR_PRESENT == 1) + __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if (__VTOR_PRESENT == 1) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8 /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if (__MPU_PRESENT == 1) +/** \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register */ +#define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register */ +#define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register */ +#define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register */ +#define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register */ +#define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) + are only accessible over DAP and not via processor. Therefore + they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M0+ Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if (__MPU_PRESENT == 1) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/* Interrupt Priorities are WORD accessible only under ARMv6M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) +#define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) +#define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) + + +/** \brief Enable External Interrupt + + The function enables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Disable External Interrupt + + The function disables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Get Pending Interrupt + + The function reads the pending register in the NVIC and returns the pending bit + for the specified interrupt. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); +} + + +/** \brief Set Pending Interrupt + + The function sets the pending bit of an external interrupt. + + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Clear Pending Interrupt + + The function clears the pending bit of an external interrupt. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ +} + + +/** \brief Set Interrupt Priority + + The function sets the priority of an interrupt. + + \note The priority cannot be set for every core interrupt. + + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if(IRQn < 0) { + SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | + (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } + else { + NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | + (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } +} + + +/** \brief Get Interrupt Priority + + The function reads the priority of an interrupt. The interrupt + number can be positive to specify an external (device specific) + interrupt, or negative to specify an internal (core) interrupt. + + + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented + priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if(IRQn < 0) { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ + else { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ +} + + +/** \brief System Reset + + The function initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + while(1); /* wait until reset */ +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0) + +/** \brief System Tick Configuration + + The function initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + + \param [in] ticks Number of ticks between two interrupts. + + \return 0 Function succeeded. + \return 1 Function failed. + + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ + + SysTick->LOAD = ticks - 1; /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/core_cm3.h b/libs/BSP/core_cm3.h new file mode 100644 index 0000000..0e215fc --- /dev/null +++ b/libs/BSP/core_cm3.h @@ -0,0 +1,1627 @@ +/**************************************************************************//** + * @file core_cm3.h + * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#endif + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_CM3_H_GENERIC +#define __CORE_CM3_H_GENERIC + +/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** \ingroup Cortex_M3 + @{ + */ + +/* CMSIS CM3 definitions */ +#define __CM3_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ +#define __CM3_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ +#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | \ + __CM3_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x03) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#endif + +/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all +*/ +#define __FPU_USED 0 + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI__VFP_SUPPORT____ + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif +#endif + +#include /* standard types definitions */ +#include /* Core Instruction Access */ +#include /* Core Function Access */ + +#endif /* __CORE_CM3_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM3_H_DEPENDANT +#define __CORE_CM3_H_DEPENDANT + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM3_REV + #define __CM3_REV 0x0200 + #warning "__CM3_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0 + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 4 + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0 + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/*@} end of group Cortex_M3 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ +#else + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ +#endif + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + + +/** \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + + +/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ +#else + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ +#endif + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + + +/** \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/*@} end of group CMSIS_CORE */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24]; + __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24]; + __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24]; + __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24]; + __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56]; + __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644]; + __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5]; + __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#if (__CM3_REV < 0x0201) /* core r2p1 */ +#define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#else +#define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Registers Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Registers Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1]; + __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ +#if ((defined __CM3_REV) && (__CM3_REV >= 0x200)) + __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +#else + uint32_t RESERVED1[1]; +#endif +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2 /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __O union + { + __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864]; + __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15]; + __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15]; + __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29]; + __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43]; + __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6]; + __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1]; + __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1]; + __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1]; + __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2]; + __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55]; + __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131]; + __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759]; + __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1]; + __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39]; + __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8]; + __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1) +/** \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register */ +#define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register */ +#define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register */ +#define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register */ +#define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register */ +#define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register */ +#define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M3 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** \brief Set Priority Grouping + + The function sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8)); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** \brief Get Priority Grouping + + The function reads the priority grouping field from the NVIC Interrupt Controller. + + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */ +} + + +/** \brief Enable External Interrupt + + The function enables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */ +} + + +/** \brief Disable External Interrupt + + The function disables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ +} + + +/** \brief Get Pending Interrupt + + The function reads the pending register in the NVIC and returns the pending bit + for the specified interrupt. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */ +} + + +/** \brief Set Pending Interrupt + + The function sets the pending bit of an external interrupt. + + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */ +} + + +/** \brief Clear Pending Interrupt + + The function clears the pending bit of an external interrupt. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ +} + + +/** \brief Get Active Interrupt + + The function reads the active register in NVIC and returns the active bit. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */ +} + + +/** \brief Set Interrupt Priority + + The function sets the priority of an interrupt. + + \note The priority cannot be set for every core interrupt. + + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if(IRQn < 0) { + SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */ + else { + NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */ +} + + +/** \brief Get Interrupt Priority + + The function reads the priority of an interrupt. The interrupt + number can be positive to specify an external (device specific) + interrupt, or negative to specify an internal (core) interrupt. + + + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented + priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if(IRQn < 0) { + return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */ + else { + return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ +} + + +/** \brief Encode Priority + + The function encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set. + + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; + SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; + + return ( + ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | + ((SubPriority & ((1 << (SubPriorityBits )) - 1))) + ); +} + + +/** \brief Decode Priority + + The function decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set. + + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; + SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; + + *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1); + *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1); +} + + +/** \brief System Reset + + The function initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + while(1); /* wait until reset */ +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0) + +/** \brief System Tick Configuration + + The function initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + + \param [in] ticks Number of ticks between two interrupts. + + \return 0 Function succeeded. + \return 1 Function failed. + + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ + + SysTick->LOAD = ticks - 1; /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** \brief ITM Send Character + + The function transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + + \param [in] ch Character to transmit. + + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ + (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0].u32 == 0); + ITM->PORT[0].u8 = (uint8_t) ch; + } + return (ch); +} + + +/** \brief ITM Receive Character + + The function inputs a character via the external variable \ref ITM_RxBuffer. + + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) { + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** \brief ITM Check Character + + The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) { + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) { + return (0); /* no character available */ + } else { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + +#endif /* __CORE_CM3_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/core_cm4.h b/libs/BSP/core_cm4.h new file mode 100644 index 0000000..2c8b088 --- /dev/null +++ b/libs/BSP/core_cm4.h @@ -0,0 +1,1772 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#endif + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** \ingroup Cortex_M4 + @{ + */ + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_M (0x04) /*!< Cortex-M Core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __TMS470__ ) + #define __ASM __asm /*!< asm keyword for TI CCS Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#endif + +/** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1 + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0 + #endif + #else + #define __FPU_USED 0 + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1 + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0 + #endif + #else + #define __FPU_USED 0 + #endif + +#elif defined ( __TMS470__ ) + #if defined __TI_VFP_SUPPORT__ + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1 + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0 + #endif + #else + #define __FPU_USED 0 + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1 + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0 + #endif + #else + #define __FPU_USED 0 + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if (__FPU_PRESENT == 1) + #define __FPU_USED 1 + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0 + #endif + #else + #define __FPU_USED 0 + #endif +#endif + +#include /* standard types definitions */ +#include /* Core Instruction Access */ +#include /* Core Function Access */ +#include /* Compiler specific SIMD Intrinsics */ + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000 + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0 + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0 + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 4 + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0 + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ +#else + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ +#endif + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + + +/** \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + + +/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ +#else + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ +#endif + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + + +/** \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/*@} end of group CMSIS_CORE */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24]; + __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24]; + __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24]; + __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24]; + __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56]; + __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644]; + __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5]; + __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Registers Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Registers Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1]; + __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9 /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8 /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2 /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __O union + { + __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864]; + __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15]; + __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15]; + __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29]; + __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43]; + __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6]; + __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1]; + __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1]; + __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1]; + __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2]; + __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55]; + __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131]; + __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759]; + __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1]; + __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39]; + __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8]; + __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1) +/** \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register */ +#define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register */ +#define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register */ +#define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register */ +#define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register */ +#define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if (__FPU_PRESENT == 1) +/** \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1]; + __IO uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IO uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IO uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __I uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __I uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register */ +#define FPU_FPCCR_ASPEN_Pos 31 /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30 /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8 /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6 /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5 /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4 /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3 /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1 /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0 /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register */ +#define FPU_FPCAR_ADDRESS_Pos 3 /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register */ +#define FPU_FPDSCR_AHP_Pos 26 /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25 /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24 /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22 /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28 /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24 /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20 /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16 /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12 /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8 /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4 /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0 /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28 /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24 /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4 /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0 /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ +#endif + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register */ +#define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M4 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#if (__FPU_PRESENT == 1) + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** \brief Set Priority Grouping + + The function sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8)); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** \brief Get Priority Grouping + + The function reads the priority grouping field from the NVIC Interrupt Controller. + + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */ +} + + +/** \brief Enable External Interrupt + + The function enables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ +/* NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); enable interrupt */ + NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */ +} + + +/** \brief Disable External Interrupt + + The function disables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ +} + + +/** \brief Get Pending Interrupt + + The function reads the pending register in the NVIC and returns the pending bit + for the specified interrupt. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */ +} + + +/** \brief Set Pending Interrupt + + The function sets the pending bit of an external interrupt. + + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */ +} + + +/** \brief Clear Pending Interrupt + + The function clears the pending bit of an external interrupt. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ +} + + +/** \brief Get Active Interrupt + + The function reads the active register in NVIC and returns the active bit. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */ +} + + +/** \brief Set Interrupt Priority + + The function sets the priority of an interrupt. + + \note The priority cannot be set for every core interrupt. + + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if(IRQn < 0) { + SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */ + else { + NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */ +} + + +/** \brief Get Interrupt Priority + + The function reads the priority of an interrupt. The interrupt + number can be positive to specify an external (device specific) + interrupt, or negative to specify an internal (core) interrupt. + + + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented + priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if(IRQn < 0) { + return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */ + else { + return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ +} + + +/** \brief Encode Priority + + The function encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set. + + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; + SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; + + return ( + ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | + ((SubPriority & ((1 << (SubPriorityBits )) - 1))) + ); +} + + +/** \brief Decode Priority + + The function decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set. + + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; + SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; + + *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1); + *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1); +} + + +/** \brief System Reset + + The function initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + while(1); /* wait until reset */ +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0) + +/** \brief System Tick Configuration + + The function initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + + \param [in] ticks Number of ticks between two interrupts. + + \return 0 Function succeeded. + \return 1 Function failed. + + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ + + SysTick->LOAD = ticks - 1; /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** \brief ITM Send Character + + The function transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + + \param [in] ch Character to transmit. + + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ + (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0].u32 == 0); + ITM->PORT[0].u8 = (uint8_t) ch; + } + return (ch); +} + + +/** \brief ITM Receive Character + + The function inputs a character via the external variable \ref ITM_RxBuffer. + + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) { + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** \brief ITM Check Character + + The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) { + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) { + return (0); /* no character available */ + } else { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/core_cm4_simd.h b/libs/BSP/core_cm4_simd.h new file mode 100644 index 0000000..af1831e --- /dev/null +++ b/libs/BSP/core_cm4_simd.h @@ -0,0 +1,673 @@ +/**************************************************************************//** + * @file core_cm4_simd.h + * @brief CMSIS Cortex-M4 SIMD Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_CM4_SIMD_H +#define __CORE_CM4_SIMD_H + + +/******************************************************************************* + * Hardware Abstraction Layer + ******************************************************************************/ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/ +/* ARM armcc specific functions */ + +/*------ CM4 SIMD Intrinsics -----------------------------------------------------*/ +#define __SADD8 __sadd8 +#define __QADD8 __qadd8 +#define __SHADD8 __shadd8 +#define __UADD8 __uadd8 +#define __UQADD8 __uqadd8 +#define __UHADD8 __uhadd8 +#define __SSUB8 __ssub8 +#define __QSUB8 __qsub8 +#define __SHSUB8 __shsub8 +#define __USUB8 __usub8 +#define __UQSUB8 __uqsub8 +#define __UHSUB8 __uhsub8 +#define __SADD16 __sadd16 +#define __QADD16 __qadd16 +#define __SHADD16 __shadd16 +#define __UADD16 __uadd16 +#define __UQADD16 __uqadd16 +#define __UHADD16 __uhadd16 +#define __SSUB16 __ssub16 +#define __QSUB16 __qsub16 +#define __SHSUB16 __shsub16 +#define __USUB16 __usub16 +#define __UQSUB16 __uqsub16 +#define __UHSUB16 __uhsub16 +#define __SASX __sasx +#define __QASX __qasx +#define __SHASX __shasx +#define __UASX __uasx +#define __UQASX __uqasx +#define __UHASX __uhasx +#define __SSAX __ssax +#define __QSAX __qsax +#define __SHSAX __shsax +#define __USAX __usax +#define __UQSAX __uqsax +#define __UHSAX __uhsax +#define __USAD8 __usad8 +#define __USADA8 __usada8 +#define __SSAT16 __ssat16 +#define __USAT16 __usat16 +#define __UXTB16 __uxtb16 +#define __UXTAB16 __uxtab16 +#define __SXTB16 __sxtb16 +#define __SXTAB16 __sxtab16 +#define __SMUAD __smuad +#define __SMUADX __smuadx +#define __SMLAD __smlad +#define __SMLADX __smladx +#define __SMLALD __smlald +#define __SMLALDX __smlaldx +#define __SMUSD __smusd +#define __SMUSDX __smusdx +#define __SMLSD __smlsd +#define __SMLSDX __smlsdx +#define __SMLSLD __smlsld +#define __SMLSLDX __smlsldx +#define __SEL __sel +#define __QADD __qadd +#define __QSUB __qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ + ((int64_t)(ARG3) << 32) ) >> 32)) + +/*-- End CM4 SIMD Intrinsics -----------------------------------------------------*/ + + + +#elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/ +/* IAR iccarm specific functions */ + +/*------ CM4 SIMD Intrinsics -----------------------------------------------------*/ +#include + +/*-- End CM4 SIMD Intrinsics -----------------------------------------------------*/ + + + +#elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/ +/* TI CCS specific functions */ + +/*------ CM4 SIMD Intrinsics -----------------------------------------------------*/ +#include + +/*-- End CM4 SIMD Intrinsics -----------------------------------------------------*/ + + + +#elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/ +/* GNU gcc specific functions */ + +/*------ CM4 SIMD Intrinsics -----------------------------------------------------*/ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SMLALD(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((uint64_t)(ARG3) >> 32), __ARG3_L = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (__ARG3_L), "=r" (__ARG3_H) : "r" (__ARG1), "r" (__ARG2), "0" (__ARG3_L), "1" (__ARG3_H) ); \ + (uint64_t)(((uint64_t)__ARG3_H << 32) | __ARG3_L); \ + }) + +#define __SMLALDX(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((uint64_t)(ARG3) >> 32), __ARG3_L = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (__ARG3_L), "=r" (__ARG3_H) : "r" (__ARG1), "r" (__ARG2), "0" (__ARG3_L), "1" (__ARG3_H) ); \ + (uint64_t)(((uint64_t)__ARG3_H << 32) | __ARG3_L); \ + }) + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SMLSLD(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((ARG3) >> 32), __ARG3_L = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (__ARG3_L), "=r" (__ARG3_H) : "r" (__ARG1), "r" (__ARG2), "0" (__ARG3_L), "1" (__ARG3_H) ); \ + (uint64_t)(((uint64_t)__ARG3_H << 32) | __ARG3_L); \ + }) + +#define __SMLSLDX(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __ARG1 = (ARG1), __ARG2 = (ARG2), __ARG3_H = (uint32_t)((ARG3) >> 32), __ARG3_L = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (__ARG3_L), "=r" (__ARG3_H) : "r" (__ARG1), "r" (__ARG2), "0" (__ARG3_L), "1" (__ARG3_H) ); \ + (uint64_t)(((uint64_t)__ARG3_H << 32) | __ARG3_L); \ + }) + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +/*-- End CM4 SIMD Intrinsics -----------------------------------------------------*/ + + + +#elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/ +/* TASKING carm specific functions */ + + +/*------ CM4 SIMD Intrinsics -----------------------------------------------------*/ +/* not yet supported */ +/*-- End CM4 SIMD Intrinsics -----------------------------------------------------*/ + + +#endif + +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CORE_CM4_SIMD_H */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/core_cmFunc.h b/libs/BSP/core_cmFunc.h new file mode 100644 index 0000000..139bc3c --- /dev/null +++ b/libs/BSP/core_cmFunc.h @@ -0,0 +1,636 @@ +/**************************************************************************//** + * @file core_cmFunc.h + * @brief CMSIS Cortex-M Core Function Access Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#ifndef __CORE_CMFUNC_H +#define __CORE_CMFUNC_H + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/ +/* ARM armcc specific functions */ + +#if (__ARMCC_VERSION < 400677) + #error "Please use ARM Compiler Toolchain V4.0.677 or later!" +#endif + +/* intrinsic void __enable_irq(); */ +/* intrinsic void __disable_irq(); */ + +/** \brief Get Control Register + + This function returns the content of the Control Register. + + \return Control Register value + */ +__STATIC_INLINE uint32_t __get_CONTROL(void) +{ + register uint32_t __regControl __ASM("control"); + return(__regControl); +} + + +/** \brief Set Control Register + + This function writes the given value to the Control Register. + + \param [in] control Control Register value to set + */ +__STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + register uint32_t __regControl __ASM("control"); + __regControl = control; +} + + +/** \brief Get IPSR Register + + This function returns the content of the IPSR Register. + + \return IPSR Register value + */ +__STATIC_INLINE uint32_t __get_IPSR(void) +{ + register uint32_t __regIPSR __ASM("ipsr"); + return(__regIPSR); +} + + +/** \brief Get APSR Register + + This function returns the content of the APSR Register. + + \return APSR Register value + */ +__STATIC_INLINE uint32_t __get_APSR(void) +{ + register uint32_t __regAPSR __ASM("apsr"); + return(__regAPSR); +} + + +/** \brief Get xPSR Register + + This function returns the content of the xPSR Register. + + \return xPSR Register value + */ +__STATIC_INLINE uint32_t __get_xPSR(void) +{ + register uint32_t __regXPSR __ASM("xpsr"); + return(__regXPSR); +} + + +/** \brief Get Process Stack Pointer + + This function returns the current value of the Process Stack Pointer (PSP). + + \return PSP Register value + */ +__STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + return(__regProcessStackPointer); +} + + +/** \brief Set Process Stack Pointer + + This function assigns the given value to the Process Stack Pointer (PSP). + + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + __regProcessStackPointer = topOfProcStack; +} + + +/** \brief Get Main Stack Pointer + + This function returns the current value of the Main Stack Pointer (MSP). + + \return MSP Register value + */ +__STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + return(__regMainStackPointer); +} + + +/** \brief Set Main Stack Pointer + + This function assigns the given value to the Main Stack Pointer (MSP). + + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + __regMainStackPointer = topOfMainStack; +} + + +/** \brief Get Priority Mask + + This function returns the current state of the priority mask bit from the Priority Mask Register. + + \return Priority Mask value + */ +__STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + register uint32_t __regPriMask __ASM("primask"); + return(__regPriMask); +} + + +/** \brief Set Priority Mask + + This function assigns the given value to the Priority Mask Register. + + \param [in] priMask Priority Mask + */ +__STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + register uint32_t __regPriMask __ASM("primask"); + __regPriMask = (priMask); +} + + +#if (__CORTEX_M >= 0x03) + +/** \brief Enable FIQ + + This function enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq + + +/** \brief Disable FIQ + + This function disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq + + +/** \brief Get Base Priority + + This function returns the current value of the Base Priority register. + + \return Base Priority register value + */ +__STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + register uint32_t __regBasePri __ASM("basepri"); + return(__regBasePri); +} + + +/** \brief Set Base Priority + + This function assigns the given value to the Base Priority register. + + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI(uint32_t basePri) +{ + register uint32_t __regBasePri __ASM("basepri"); + __regBasePri = (basePri & 0xff); +} + + +/** \brief Get Fault Mask + + This function returns the current value of the Fault Mask register. + + \return Fault Mask register value + */ +__STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + return(__regFaultMask); +} + + +/** \brief Set Fault Mask + + This function assigns the given value to the Fault Mask register. + + \param [in] faultMask Fault Mask value to set + */ +__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + __regFaultMask = (faultMask & (uint32_t)1); +} + +#endif /* (__CORTEX_M >= 0x03) */ + + +#if (__CORTEX_M == 0x04) + +/** \brief Get FPSCR + + This function returns the current value of the Floating Point Status/Control register. + + \return Floating Point Status/Control register value + */ +__STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + register uint32_t __regfpscr __ASM("fpscr"); + return(__regfpscr); +#else + return(0); +#endif +} + + +/** \brief Set FPSCR + + This function assigns the given value to the Floating Point Status/Control register. + + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + register uint32_t __regfpscr __ASM("fpscr"); + __regfpscr = (fpscr); +#endif +} + +#endif /* (__CORTEX_M == 0x04) */ + + +#elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/ +/* IAR iccarm specific functions */ + +#include + + +#elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/ +/* TI CCS specific functions */ + +#include + + +#elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/ +/* GNU gcc specific functions */ + +/** \brief Enable IRQ Interrupts + + This function enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** \brief Disable IRQ Interrupts + + This function disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** \brief Get Control Register + + This function returns the content of the Control Register. + + \return Control Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +/** \brief Set Control Register + + This function writes the given value to the Control Register. + + \param [in] control Control Register value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +/** \brief Get IPSR Register + + This function returns the content of the IPSR Register. + + \return IPSR Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** \brief Get APSR Register + + This function returns the content of the APSR Register. + + \return APSR Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** \brief Get xPSR Register + + This function returns the content of the xPSR Register. + + \return xPSR Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** \brief Get Process Stack Pointer + + This function returns the current value of the Process Stack Pointer (PSP). + + \return PSP Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, psp\n" : "=r" (result) ); + return(result); +} + + +/** \brief Set Process Stack Pointer + + This function assigns the given value to the Process Stack Pointer (PSP). + + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp"); +} + + +/** \brief Get Main Stack Pointer + + This function returns the current value of the Main Stack Pointer (MSP). + + \return MSP Register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t result; + + __ASM volatile ("MRS %0, msp\n" : "=r" (result) ); + return(result); +} + + +/** \brief Set Main Stack Pointer + + This function assigns the given value to the Main Stack Pointer (MSP). + + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp"); +} + + +/** \brief Get Priority Mask + + This function returns the current state of the priority mask bit from the Priority Mask Register. + + \return Priority Mask value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +/** \brief Set Priority Mask + + This function assigns the given value to the Priority Mask Register. + + \param [in] priMask Priority Mask + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (__CORTEX_M >= 0x03) + +/** \brief Enable FIQ + + This function enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** \brief Disable FIQ + + This function disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** \brief Get Base Priority + + This function returns the current value of the Base Priority register. + + \return Base Priority register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_max" : "=r" (result) ); + return(result); +} + + +/** \brief Set Base Priority + + This function assigns the given value to the Base Priority register. + + \param [in] basePri Base Priority value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory"); +} + + +/** \brief Get Fault Mask + + This function returns the current value of the Fault Mask register. + + \return Fault Mask register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +/** \brief Set Fault Mask + + This function assigns the given value to the Fault Mask register. + + \param [in] faultMask Fault Mask value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + +#endif /* (__CORTEX_M >= 0x03) */ + + +#if (__CORTEX_M == 0x04) + +/** \brief Get FPSCR + + This function returns the current value of the Floating Point Status/Control register. + + \return Floating Point Status/Control register value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + uint32_t result; + + /* Empty asm statement works as a scheduling barrier */ + __ASM volatile (""); + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + __ASM volatile (""); + return(result); +#else + return(0); +#endif +} + + +/** \brief Set FPSCR + + This function assigns the given value to the Floating Point Status/Control register. + + \param [in] fpscr Floating Point Status/Control value to set + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + /* Empty asm statement works as a scheduling barrier */ + __ASM volatile (""); + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc"); + __ASM volatile (""); +#endif +} + +#endif /* (__CORTEX_M == 0x04) */ + + +#elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/ +/* TASKING carm specific functions */ + +/* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all instrinsics, + * Including the CMSIS ones. + */ + +#endif + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +#endif /* __CORE_CMFUNC_H */ diff --git a/libs/BSP/core_cmInstr.h b/libs/BSP/core_cmInstr.h new file mode 100644 index 0000000..8946c2c --- /dev/null +++ b/libs/BSP/core_cmInstr.h @@ -0,0 +1,688 @@ +/**************************************************************************//** + * @file core_cmInstr.h + * @brief CMSIS Cortex-M Core Instruction Access Header File + * @version V3.20 + * @date 05. March 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#ifndef __CORE_CMINSTR_H +#define __CORE_CMINSTR_H + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/ +/* ARM armcc specific functions */ + +#if (__ARMCC_VERSION < 400677) + #error "Please use ARM Compiler Toolchain V4.0.677 or later!" +#endif + + +/** \brief No Operation + + No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __nop + + +/** \brief Wait For Interrupt + + Wait For Interrupt is a hint instruction that suspends execution + until one of a number of events occurs. + */ +#define __WFI __wfi + + +/** \brief Wait For Event + + Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __wfe + + +/** \brief Send Event + + Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __sev + + +/** \brief Instruction Synchronization Barrier + + Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or + memory, after the instruction has been completed. + */ +#define __ISB() __isb(0xF) + + +/** \brief Data Synchronization Barrier + + This function acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __dsb(0xF) + + +/** \brief Data Memory Barrier + + This function ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __dmb(0xF) + + +/** \brief Reverse byte order (32 bit) + + This function reverses the byte order in integer value. + + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV __rev + + +/** \brief Reverse byte order (16 bit) + + This function reverses the byte order in two unsigned short values. + + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) +{ + rev16 r0, r0 + bx lr +} +#endif + +/** \brief Reverse byte order in signed short value + + This function reverses the byte order in a signed short value with sign extension to integer. + + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value) +{ + revsh r0, r0 + bx lr +} +#endif + + +/** \brief Rotate Right in unsigned value (32 bit) + + This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + + \param [in] value Value to rotate + \param [in] value Number of Bits to rotate + \return Rotated value + */ +#define __ROR __ror + + +/** \brief Breakpoint + + This function causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __breakpoint(value) + + +#if (__CORTEX_M >= 0x03) + +/** \brief Reverse bit order of value + + This function reverses the bit order of the given value. + + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __rbit + + +/** \brief LDR Exclusive (8 bit) + + This function performs a exclusive LDR command for 8 bit value. + + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) + + +/** \brief LDR Exclusive (16 bit) + + This function performs a exclusive LDR command for 16 bit values. + + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) + + +/** \brief LDR Exclusive (32 bit) + + This function performs a exclusive LDR command for 32 bit values. + + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) + + +/** \brief STR Exclusive (8 bit) + + This function performs a exclusive STR command for 8 bit values. + + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB(value, ptr) __strex(value, ptr) + + +/** \brief STR Exclusive (16 bit) + + This function performs a exclusive STR command for 16 bit values. + + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH(value, ptr) __strex(value, ptr) + + +/** \brief STR Exclusive (32 bit) + + This function performs a exclusive STR command for 32 bit values. + + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW(value, ptr) __strex(value, ptr) + + +/** \brief Remove the exclusive lock + + This function removes the exclusive lock which is created by LDREX. + + */ +#define __CLREX __clrex + + +/** \brief Signed Saturate + + This function saturates a signed value. + + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __ssat + + +/** \brief Unsigned Saturate + + This function saturates an unsigned value. + + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __usat + + +/** \brief Count leading zeros + + This function counts the number of leading zeros of a data value. + + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __clz + +#endif /* (__CORTEX_M >= 0x03) */ + + + +#elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/ +/* IAR iccarm specific functions */ + +#include + + +#elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/ +/* TI CCS specific functions */ + +#include + + +#elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/ +/* GNU gcc specific functions */ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constrant "l" + * Otherwise, use general registers, specified by constrant "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** \brief No Operation + + No Operation does nothing. This instruction can be used for code alignment purposes. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void) +{ + __ASM volatile ("nop"); +} + + +/** \brief Wait For Interrupt + + Wait For Interrupt is a hint instruction that suspends execution + until one of a number of events occurs. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void) +{ + __ASM volatile ("wfi"); +} + + +/** \brief Wait For Event + + Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void) +{ + __ASM volatile ("wfe"); +} + + +/** \brief Send Event + + Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void) +{ + __ASM volatile ("sev"); +} + + +/** \brief Instruction Synchronization Barrier + + Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or + memory, after the instruction has been completed. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void) +{ + __ASM volatile ("isb"); +} + + +/** \brief Data Synchronization Barrier + + This function acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void) +{ + __ASM volatile ("dsb"); +} + + +/** \brief Data Memory Barrier + + This function ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void) +{ + __ASM volatile ("dmb"); +} + + +/** \brief Reverse byte order (32 bit) + + This function reverses the byte order in integer value. + + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +#endif +} + + +/** \brief Reverse byte order (16 bit) + + This function reverses the byte order in two unsigned short values. + + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** \brief Reverse byte order in signed short value + + This function reverses the byte order in a signed short value with sign extension to integer. + + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (short)__builtin_bswap16(value); +#else + uint32_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +#endif +} + + +/** \brief Rotate Right in unsigned value (32 bit) + + This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + + \param [in] value Value to rotate + \param [in] value Number of Bits to rotate + \return Rotated value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + return (op1 >> op2) | (op1 << (32 - op2)); +} + + +/** \brief Breakpoint + + This function causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +#if (__CORTEX_M >= 0x03) + +/** \brief Reverse bit order of value + + This function reverses the bit order of the given value. + + \param [in] value Value to reverse + \return Reversed value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); + return(result); +} + + +/** \brief LDR Exclusive (8 bit) + + This function performs a exclusive LDR command for 8 bit value. + + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return(result); +} + + +/** \brief LDR Exclusive (16 bit) + + This function performs a exclusive LDR command for 16 bit values. + + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return(result); +} + + +/** \brief LDR Exclusive (32 bit) + + This function performs a exclusive LDR command for 32 bit values. + + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** \brief STR Exclusive (8 bit) + + This function performs a exclusive STR command for 8 bit values. + + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** \brief STR Exclusive (16 bit) + + This function performs a exclusive STR command for 16 bit values. + + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** \brief STR Exclusive (32 bit) + + This function performs a exclusive STR command for 32 bit values. + + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** \brief Remove the exclusive lock + + This function removes the exclusive lock which is created by LDREX. + + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + + +/** \brief Signed Saturate + + This function saturates a signed value. + + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** \brief Unsigned Saturate + + This function saturates an unsigned value. + + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** \brief Count leading zeros + + This function counts the number of leading zeros of a data value. + + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) ); + return(result); +} + +#endif /* (__CORTEX_M >= 0x03) */ + + + + +#elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/ +/* TASKING carm specific functions */ + +/* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + +#endif + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + +#endif /* __CORE_CMINSTR_H */ diff --git a/libs/BSP/core_sc000.h b/libs/BSP/core_sc000.h new file mode 100644 index 0000000..1da223c --- /dev/null +++ b/libs/BSP/core_sc000.h @@ -0,0 +1,813 @@ +/**************************************************************************//** + * @file core_sc000.h + * @brief CMSIS SC000 Core Peripheral Access Layer Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#endif + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_SC000_H_GENERIC +#define __CORE_SC000_H_GENERIC + +/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** \ingroup SC000 + @{ + */ + +/* CMSIS SC000 definitions */ +#define __SC000_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ +#define __SC000_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ +#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16) | \ + __SC000_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_SC (0) /*!< Cortex secure core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#endif + +/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all +*/ +#define __FPU_USED 0 + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif +#endif + +#include /* standard types definitions */ +#include /* Core Instruction Access */ +#include /* Core Function Access */ + +#endif /* __CORE_SC000_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC000_H_DEPENDANT +#define __CORE_SC000_H_DEPENDANT + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC000_REV + #define __SC000_REV 0x0000 + #warning "__SC000_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0 + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2 + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0 + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/*@} end of group SC000 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ +#else + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ +#endif + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + + +/** \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + + +/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ +#else + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ +#endif + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + + +/** \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/*@} end of group CMSIS_CORE */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31]; + __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31]; + __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31]; + __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31]; + uint32_t RESERVED4[64]; + __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED0[1]; + __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + uint32_t RESERVED1[154]; + __IO uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/* SCB Security Features Register Definitions */ +#define SCB_SFCR_UNIBRTIMING_Pos 0 /*!< SCB SFCR: UNIBRTIMING Position */ +#define SCB_SFCR_UNIBRTIMING_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SFCR: UNIBRTIMING Mask */ + +#define SCB_SFCR_SECKEY_Pos 16 /*!< SCB SFCR: SECKEY Position */ +#define SCB_SFCR_SECKEY_Msk (0xFFFFUL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SFCR: SECKEY Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2]; + __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if (__MPU_PRESENT == 1) +/** \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register */ +#define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register */ +#define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register */ +#define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register */ +#define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register */ +#define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) + are only accessible over DAP and not via processor. Therefore + they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of SC000 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if (__MPU_PRESENT == 1) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/* Interrupt Priorities are WORD accessible only under ARMv6M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 ) +#define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) ) +#define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) ) + + +/** \brief Enable External Interrupt + + The function enables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Disable External Interrupt + + The function disables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Get Pending Interrupt + + The function reads the pending register in the NVIC and returns the pending bit + for the specified interrupt. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); +} + + +/** \brief Set Pending Interrupt + + The function sets the pending bit of an external interrupt. + + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); +} + + +/** \brief Clear Pending Interrupt + + The function clears the pending bit of an external interrupt. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ +} + + +/** \brief Set Interrupt Priority + + The function sets the priority of an interrupt. + + \note The priority cannot be set for every core interrupt. + + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if(IRQn < 0) { + SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | + (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } + else { + NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | + (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); } +} + + +/** \brief Get Interrupt Priority + + The function reads the priority of an interrupt. The interrupt + number can be positive to specify an external (device specific) + interrupt, or negative to specify an internal (core) interrupt. + + + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented + priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if(IRQn < 0) { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */ + else { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & 0xFF) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ +} + + +/** \brief System Reset + + The function initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + while(1); /* wait until reset */ +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0) + +/** \brief System Tick Configuration + + The function initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + + \param [in] ticks Number of ticks between two interrupts. + + \return 0 Function succeeded. + \return 1 Function failed. + + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ + + SysTick->LOAD = ticks - 1; /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#endif /* __CORE_SC000_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/core_sc300.h b/libs/BSP/core_sc300.h new file mode 100644 index 0000000..23d4a0b --- /dev/null +++ b/libs/BSP/core_sc300.h @@ -0,0 +1,1598 @@ +/**************************************************************************//** + * @file core_sc300.h + * @brief CMSIS SC300 Core Peripheral Access Layer Header File + * @version V3.20 + * @date 25. February 2013 + * + * @note + * + ******************************************************************************/ +/* Copyright (c) 2009 - 2013 ARM LIMITED + + All rights reserved. + Redistribution and use in source and binary forms, with or without + modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + * + THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE + LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + POSSIBILITY OF SUCH DAMAGE. + ---------------------------------------------------------------------------*/ + + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#endif + +#ifdef __cplusplus + extern "C" { +#endif + +#ifndef __CORE_SC300_H_GENERIC +#define __CORE_SC300_H_GENERIC + +/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** \ingroup SC3000 + @{ + */ + +/* CMSIS SC300 definitions */ +#define __SC300_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */ +#define __SC300_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */ +#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16) | \ + __SC300_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */ + +#define __CORTEX_SC (300) /*!< Cortex secure core */ + + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline + +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline + +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline + +#elif defined ( __TASKING__ ) + #define __ASM __asm /*!< asm keyword for TASKING Compiler */ + #define __INLINE inline /*!< inline keyword for TASKING Compiler */ + #define __STATIC_INLINE static inline + +#endif + +/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all +*/ +#define __FPU_USED 0 + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif +#endif + +#include /* standard types definitions */ +#include /* Core Instruction Access */ +#include /* Core Function Access */ + +#endif /* __CORE_SC300_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC300_H_DEPENDANT +#define __CORE_SC300_H_DEPENDANT + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC300_REV + #define __SC300_REV 0x0000 + #warning "__SC300_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0 + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 4 + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0 + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/*@} end of group SC300 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ +#else + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ +#endif + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + + +/** \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + + +/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ +#if (__CORTEX_M != 0x04) + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ +#else + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ +#endif + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + + +/** \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/*@} end of group CMSIS_CORE */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24]; + __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24]; + __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24]; + __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24]; + __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56]; + __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644]; + __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5]; + __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Registers Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* SCB Hard Fault Status Registers Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1]; + __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + uint32_t RESERVED1[1]; +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __O union + { + __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864]; + __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15]; + __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15]; + __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29]; + __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43]; + __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6]; + __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1]; + __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1]; + __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1]; + __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2]; + __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55]; + __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131]; + __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759]; + __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1]; + __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39]; + __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8]; + __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if (__MPU_PRESENT == 1) +/** \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register */ +#define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register */ +#define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register */ +#define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register */ +#define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register */ +#define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register */ +#define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Cortex-M3 Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if (__MPU_PRESENT == 1) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +/** \brief Set Priority Grouping + + The function sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8)); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** \brief Get Priority Grouping + + The function reads the priority grouping field from the NVIC Interrupt Controller. + + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) +{ + return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */ +} + + +/** \brief Enable External Interrupt + + The function enables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) +{ + NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */ +} + + +/** \brief Disable External Interrupt + + The function disables a device-specific interrupt in the NVIC interrupt controller. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) +{ + NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ +} + + +/** \brief Get Pending Interrupt + + The function reads the pending register in the NVIC and returns the pending bit + for the specified interrupt. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + */ +__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */ +} + + +/** \brief Set Pending Interrupt + + The function sets the pending bit of an external interrupt. + + \param [in] IRQn Interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */ +} + + +/** \brief Clear Pending Interrupt + + The function clears the pending bit of an external interrupt. + + \param [in] IRQn External interrupt number. Value cannot be negative. + */ +__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */ +} + + +/** \brief Get Active Interrupt + + The function reads the active register in NVIC and returns the active bit. + + \param [in] IRQn Interrupt number. + + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + */ +__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) +{ + return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */ +} + + +/** \brief Set Interrupt Priority + + The function sets the priority of an interrupt. + + \note The priority cannot be set for every core interrupt. + + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + */ +__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if(IRQn < 0) { + SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */ + else { + NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */ +} + + +/** \brief Get Interrupt Priority + + The function reads the priority of an interrupt. The interrupt + number can be positive to specify an external (device specific) + interrupt, or negative to specify an internal (core) interrupt. + + + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented + priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) +{ + + if(IRQn < 0) { + return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */ + else { + return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */ +} + + +/** \brief Encode Priority + + The function encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set. + + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; + SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; + + return ( + ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | + ((SubPriority & ((1 << (SubPriorityBits )) - 1))) + ); +} + + +/** \brief Decode Priority + + The function decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set. + + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp; + SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS; + + *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1); + *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1); +} + + +/** \brief System Reset + + The function initiates a system reset request to reset the MCU. + */ +__STATIC_INLINE void NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + while(1); /* wait until reset */ +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if (__Vendor_SysTickConfig == 0) + +/** \brief System Tick Configuration + + The function initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + + \param [in] ticks Number of ticks between two interrupts. + + \return 0 Function succeeded. + \return 1 Function failed. + + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */ + + SysTick->LOAD = ticks - 1; /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** \brief ITM Send Character + + The function transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + + \param [in] ch Character to transmit. + + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ + (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0].u32 == 0); + ITM->PORT[0].u8 = (uint8_t) ch; + } + return (ch); +} + + +/** \brief ITM Receive Character + + The function inputs a character via the external variable \ref ITM_RxBuffer. + + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) { + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** \brief ITM Check Character + + The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) { + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) { + return (0); /* no character available */ + } else { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + +#endif /* __CORE_SC300_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ + +#ifdef __cplusplus +} +#endif diff --git a/libs/BSP/cs42l51.h b/libs/BSP/cs42l51.h new file mode 100644 index 0000000..72e0748 --- /dev/null +++ b/libs/BSP/cs42l51.h @@ -0,0 +1,137 @@ +#ifndef __CS42L51_H__ +#define __CS42L51_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_Sound + * @{ + * + * @file cs42l51.h + * @version 1.0 + * @date 2013-03-11 + * @author rct1 + * + * @brief CS42L51 codec support functions. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Standard integer formats */ + +/*----- Macros -------------------------------------------------------------*/ +#define CODEC_I2C CARME_I2C_AUDIO /**< I2C bus to codec */ +#define CODEC_I2S SPI2 /**< I2S bus to codec */ +#define CODEC_I2S_EXT I2S2ext /**< I2Sext to codec */ +#define CODEC_I2S_CLK RCC_APB1Periph_SPI2 /**< I2S RCC */ +#define CODEC_ADDRESS 0x94 /**< I2C address of codec */ + +#define CHIP_ID 0x01 /**< Cmd Chip ID */ +#define POWER_CONTROL 0x02 /**< Cmd Power ctrl */ +#define MIC_POWER_AND_SPEED 0x03 /**< Cmd Mic power and speed */ +#define INTERFACE_CONTROL 0x04 /**< Cmd Interface ctrl */ +#define MIC_CONTROL 0x05 /**< Cmd Mic ctrl */ +#define ADC_CONTROL 0x06 /**< Cmd ADC ctrl */ +#define ADC_CONFIGURE 0x07 /**< Cmd ADC cfg */ +#define DAC_OUTPUT_CONTROL 0x08 /**< Cmd DAC output ctrl */ +#define DAC_CONTROL 0x09 /**< Cmd DAC ctrl */ +#define ALCA_AND_PGAA_CONTROL 0x0A /**< Cmd ALCA and PGAA ctrl */ +#define ALCB_AND_PGAB_CONTROL 0x0B /**< Cmd ALCB and PGAB ctrl */ +#define ADCX_ATTENUATOR 0x0D /**< Cmd ADCx attenuator */ +#define ADCX_MIXER_VOLUME_CONTROL 0x0F /**< Cmd ADCx mixer volume ctrl */ +#define PCMA_MIXER_VOLUME_CONTROL 0x10 /**< Cmd PCMA mixer volume ctrl */ +#define PCMB_MIXER_VOLUME_CONTROL 0x11 /**< Cmd PCMB mixer volume ctrl */ +#define BEEP_FREQUENCY_AND_TIMING 0x12 /**< Cmd Beep freq and timing */ +#define BEEP_OFF_TIME_AND_VOLUME 0x13 /**< Cmd Beep off time and vol */ +#define BEEP_AND_TONE_CONFIGURATION 0x14 /**< Cmd Beep and tone cfg */ +#define TONE_CONTROL 0x15 /**< Cmd Tone ctrl */ +#define AOUTA_VOLUME_CONTROL 0x16 /**< Cmd AOutA vol ctrl */ +#define AOUTB_VOLUME_CONTROL 0x17 /**< Cmd AOutB vol ctrl */ +#define PCM_CHANNEL_MIXER 0x18 /**< Cmd PCM channel mixer */ +#define LIMITER_THRESHOLD 0x19 /**< Cmd Limiter threshold */ +#define LIMITER_RELEASE 0x1A /**< Cmd Limiter release */ +#define LIMITER_ATTACK 0x1B /**< Cmd Limiter attack */ +#define ALC_ENABLE_AND_ATTACK 0x1C /**< Cmd ALC enable and attack */ +#define ALC_RELEASE 0x1D /**< Cmd ALC release */ +#define ALC_THRESHOLD 0x1E /**< Cmd ALC threshold */ +#define NOISE_GATE 0x1F /**< Cmd Noise gate */ +#define STATUS_REGISTER 0x20 /**< Cmd Status register */ +#define CHARGE_PUMP_FREQUENCY 0x21 /**< Cmd Charge pump freq */ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +extern uint8_t CS42L51_Init(int8_t Volume); +extern uint8_t CS42L51_Status(void); +extern void CS42L51_VolumeOutCtrl(int8_t Volume); +extern void CS42L51_Mute(uint8_t on); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus + } +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __CS42L51_H__ */ diff --git a/libs/BSP/diskio.h b/libs/BSP/diskio.h new file mode 100644 index 0000000..d3d37ed --- /dev/null +++ b/libs/BSP/diskio.h @@ -0,0 +1,141 @@ +#ifndef _DISKIO_DEFINED +#define _DISKIO_DEFINED +/** + ***************************************************************************** + * @addtogroup FatFs FatFs + * @{ + * @defgroup FatFs_DiskIO Disk IO + * @brief Low level disk I/O module skeleton for FatFs + * @{ + * + * \file diskio.c + * \version R0.10 + * \date 2013-10-02 + * \author ChaN + * + * @brief Low level disk I/O module skeleton for FatFs + * @note If a working storage control module is available, it should + * be attached to the FatFs via a glue function rather than + * modifying it.\n + * This is an example of glue functions to attach various + * exsisting storage control module to the FatFs module with a + * defined API. + * + ***************************************************************************** + * @copyright + * @{ + * + * Copyright © 2013, ChaN, all right reserved. + * + * FatFs module is a generic FAT file system module for small embedded + * systems. + * This is a free software that opened for education, research and commercial + * developments under license policy of following terms. + * + * * The FatFs module is a free software and there is NO WARRANTY. + * * No restriction on use. You can use, modify and redistribute it for + * personal, non-profit or commercial products UNDER YOUR RESPONSIBILITY. + * * Redistributions of source code must retain the above copyright notice. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include "integer.h" + +/*----- Macros -------------------------------------------------------------*/ +#define _USE_WRITE 1 /**< 1: Enable disk_write function */ +#define _USE_IOCTL 1 /**< 1: Enable disk_ioctl function */ + +/* Disk Status Bits (DSTATUS) */ +#define STA_NOINIT 0x01 /**< Drive not initialized */ +#define STA_NODISK 0x02 /**< No medium in the drive */ +#define STA_PROTECT 0x04 /**< Write protected */ + +/* Command code for disk_ioctrl fucntion */ + +/* Generic command (used by FatFs) */ +#define CTRL_SYNC 0 /**< Flush disk cache (for write functions) */ +#define GET_SECTOR_COUNT 1 /**< Get media size (for only f_mkfs()) */ +#define GET_SECTOR_SIZE 2 /**< Get sector size (for multiple sector + size (_MAX_SS >= 1024)) */ +#define GET_BLOCK_SIZE 3 /**< Get erase block size (for only + f_mkfs()) */ +#define CTRL_ERASE_SECTOR 4 /**< Force erased a block of sectors (for + only _USE_ERASE) */ + +/* Generic command (not used by FatFs) */ +#define CTRL_POWER 5 /**< Get/Set power status */ +#define CTRL_LOCK 6 /**< Lock/Unlock media removal */ +#define CTRL_EJECT 7 /**< Eject media */ +#define CTRL_FORMAT 8 /**< Create physical format on the media */ + +/* MMC/SDC specific ioctl command */ +#define MMC_GET_TYPE 10 /**< Get card type */ +#define MMC_GET_CSD 11 /**< Get CSD */ +#define MMC_GET_CID 12 /**< Get CID */ +#define MMC_GET_OCR 13 /**< Get OCR */ +#define MMC_GET_SDSTAT 14 /**< Get SD status */ + +/* ATA/CF specific ioctl command */ +#define ATA_GET_REV 20 /**< Get F/W revision */ +#define ATA_GET_MODEL 21 /**< Get model name */ +#define ATA_GET_SN 22 /**< Get serial number */ + + +/* MMC card type flags (MMC_GET_TYPE) */ +#define CT_MMC 0x01 /**< MMC ver 3 */ +#define CT_SD1 0x02 /**< SD ver 1 */ +#define CT_SD2 0x04 /**< SD ver 2 */ +#define CT_SDC (CT_SD1|CT_SD2) /**< SD */ +#define CT_BLOCK 0x08 /**< Block addressing */ + +/*----- Data types ---------------------------------------------------------*/ +/** + * \brief Status of Disk Functions + * \typedef DSTATUS + */ +typedef BYTE DSTATUS; + +/** + * \brief Results of Disk Functions + * \typedef DRESULT + */ +typedef enum { + RES_OK = 0, /**< 0: Successful */ + RES_ERROR, /**< 1: R/W Error */ + RES_WRPRT, /**< 2: Write Protected */ + RES_NOTRDY, /**< 3: Not Ready */ + RES_PARERR /**< 4: Invalid Parameter */ +} DRESULT; + +/*----- Function prototypes ------------------------------------------------*/ +DSTATUS disk_initialize (BYTE drv); +DSTATUS disk_status (BYTE drv); +DRESULT disk_read (BYTE drv, BYTE*buff, DWORD sector, UINT count); +#if _USE_WRITE +DRESULT disk_write(BYTE drv, const BYTE *buff, DWORD sector, BYTE count); +#endif /* _USE_WRITE */ +#if _USE_IOCTL +DRESULT disk_ioctl (BYTE drv, BYTE cmd, void* buff); +#endif /* _USE_IOCTL */ + +/*----- Data ---------------------------------------------------------------*/ + +/*----- Implementation -----------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * \} + * \} + */ + +#endif /* _DISKIO_DEFINED */ diff --git a/libs/BSP/eeprom.h b/libs/BSP/eeprom.h new file mode 100644 index 0000000..d7c6b1d --- /dev/null +++ b/libs/BSP/eeprom.h @@ -0,0 +1,114 @@ +#ifndef __EEPROM_H__ +#define __EEPROM_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_EEPROM + * @{ + * + * @file eeprom.h + * @version 1.0 + * @date 2013-11-27 + * @author zif1 + * + * @brief EEPROM board support package for the CARME module. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ +#include /* CARME Module */ +#include /* CARME I2C definitions */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_ERROR_EEPROM_OVERFLOW CARME_ERROR_EEPROM_BASE + 0 /**< There are more than 64 Bytes to write, + or the end of the addressrange will be + reached 0x07FF */ +#define CARME_ERROR_EEPROM_BUSY CARME_ERROR_EEPROM_BASE + 1 /**< The EEPROM is busy at the moment */ + +#define CARME_EEPROM_WRITE_DELAY 10 /**< Delay on write */ +#define CARME_EEPROM_READ_DELAY 10 /**< Delay on read */ + +#define CARME_ERROR_EEPROM_OVERFLOW CARME_ERROR_EEPROM_BASE + 0 ///< The end of the address range will be reached 0x07FF +#define CARME_ERROR_EEPROM_BUSY CARME_ERROR_EEPROM_BASE + 1 ///< The EEPROM is busy at the moment + +#define CARME_EEPROM_I2C_ADDRESS 0xA0 /**< I2C Address of the Eeprom */ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +ERROR_CODES CARME_EEPROM_Write(uint8_t *data, uint8_t nbrOfChar, + uint8_t startAddress); +ERROR_CODES CARME_EEPROM_Read(uint8_t *recdata, uint8_t nbrOfChar, + uint8_t startAddress); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __EEPROM_H__ */ diff --git a/libs/BSP/ff.h b/libs/BSP/ff.h new file mode 100644 index 0000000..4ab88ea --- /dev/null +++ b/libs/BSP/ff.h @@ -0,0 +1,468 @@ +#ifndef _FATFS +#define _FATFS 80960 /* Revision ID */ +/** + ***************************************************************************** + * \addtogroup FatFs FatFs + * \{ + * + * \brief FatFs - FAT file system module include file + * + * \file ff.h + * \version R0.10 + * \date 2013-10-02 + * \author ChaN + * + ***************************************************************************** + * @copyright + * @{ + * Copyright © 2013, ChaN, all right reserved. + * + * FatFs module is a generic FAT file system module for small embedded + * systems. + * This is a free software that opened for education, research and commercial + * developments under license policy of following terms. + * + * * The FatFs module is a free software and there is NO WARRANTY. + * * No restriction on use. You can use, modify and redistribute it for + * personal, non-profit or commercial products UNDER YOUR RESPONSIBILITY. + * * Redistributions of source code must retain the above copyright notice. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +#include "integer.h" /* Basic integer types */ +#include "ffconf.h" /* FatFs configuration options */ + +#if _FATFS != _FFCONF +#error Wrong configuration file (ffconf.h). +#endif + +/* Definitions of volume management */ +#if _MULTI_PARTITION /* Multiple partition configuration */ +/** + * \brief + * \typedef PARTITION + */ +typedef struct { + BYTE pd; /**< Physical drive number */ + BYTE pt; /**< Partition: 0:Auto detect, 1-4:Forced partition) */ +} PARTITION; +extern PARTITION VolToPart[]; /**< Volume - Partition resolution table */ +#define LD2PD(vol) (VolToPart[vol].pd) /**< Get physical drive number */ +#define LD2PT(vol) (VolToPart[vol].pt) /**< Get partition index */ +#else /* Single partition configuration */ +#define LD2PD(vol) (BYTE)(vol) /**< Each logical drive is bound to the same + physical drive number */ +#define LD2PT(vol) 0 /**< Find first valid partition or in SFD */ +#endif + + +/* Type of path name strings on FatFs API */ +#if _LFN_UNICODE /* Unicode string */ +#if !_USE_LFN +#error _LFN_UNICODE must be 0 in non-LFN cfg. +#endif +#ifndef _INC_TCHAR +typedef WCHAR TCHAR; +#define _T(x) L ## x +#define _TEXT(x) L ## x +#endif +#else /* ANSI/OEM string */ +#ifndef _INC_TCHAR +typedef char TCHAR; +#define _T(x) x +#define _TEXT(x) x +#endif +#endif /* _LFN_UNICODE */ + +/** + * \brief File system object structure + */ +typedef struct { + BYTE fs_type; /**< FAT sub-type (0:Not mounted) */ + BYTE drv; /**< Physical drive number */ + BYTE csize; /**< Sectors per cluster (1,2,4...128) */ + BYTE n_fats; /**< Number of FAT copies (1 or 2) */ + BYTE wflag; /**< win[] flag (b0:dirty) */ + BYTE fsi_flag; /**< FSINFO flags (b7:disabled, b0:dirty) */ + WORD id; /**< File system mount ID */ + WORD n_rootdir; /**< Number of root directory entries + (FAT12 / FAT16) */ +#if _MAX_SS != 512 + WORD ssize; /**< Bytes per sector (512, 1024, 2048 or 4096) */ +#endif +#if _FS_REENTRANT + _SYNC_t sobj; /**< Identifier of sync object */ +#endif +#if !_FS_READONLY + DWORD last_clust; /**< Last allocated cluster */ + DWORD free_clust; /**< Number of free clusters */ +#endif +#if _FS_RPATH + DWORD cdir; /**< Current directory start cluster (0:root) */ +#endif + DWORD n_fatent; /**< Number of FAT entries + (= number of clusters + 2) */ + DWORD fsize; /**< Sectors per FAT */ + DWORD volbase; /**< Volume start sector */ + DWORD fatbase; /**< FAT start sector */ + DWORD dirbase; /**< Root directory start sector + (FAT32: Cluster#) */ + DWORD database; /**< Data start sector */ + DWORD winsect; /**< Current sector appearing in the win[] */ + BYTE win[_MAX_SS]; /**< Disk access window for Directory, FAT + (and file data at tiny cfg) */ +} FATFS; + +/** + * \brief File object structure + */ +typedef struct { + FATFS* fs; /**< Pointer to the related file system object + (**do not change order**) */ + WORD id; /**< Owner file system mount ID + (**do not change order**) */ + BYTE flag; /**< File status flags */ + BYTE err; /**< Abort flag (error code) */ + DWORD fptr; /**< File read/write pointer + (Zeroed on file open) */ + DWORD fsize; /**< File size */ + DWORD sclust; /**< File data start cluster (0:no data cluster, + always 0 when fsize is 0) */ + DWORD clust; /**< Current cluster of fpter */ + DWORD dsect; /**< Current data sector of fpter */ +#if !_FS_READONLY + DWORD dir_sect; /**< Sector containing the directory entry */ + BYTE* dir_ptr; /**< Pointer to the directory entry in the + window */ +#endif +#if _USE_FASTSEEK + DWORD* cltbl; /**< Pointer to the cluster link map table + (Nulled on file open) */ +#endif +#if _FS_LOCK + UINT lockid; /**< File lock ID (index of file semaphore table + Files[]) */ +#endif +#if !_FS_TINY + BYTE buf[_MAX_SS]; /**< File data read/write buffer */ +#endif +} FIL; + +/** + * \brief Directory object structure + */ +typedef struct { + FATFS* fs; /**< Pointer to the owner file system object + (**do not change order**) */ + WORD id; /**< Owner file system mount ID + (**do not change order**) */ + WORD index; /**< Current read/write index number */ + DWORD sclust; /**< Table start cluster (0:Root dir) */ + DWORD clust; /**< Current cluster */ + DWORD sect; /**< Current sector */ + BYTE* dir; /**< Pointer to the current SFN entry in the + win[] */ + BYTE* fn; /**< Pointer to the SFN (in/out) + {file[8], ext[3], status[1]} */ +#if _FS_LOCK + UINT lockid; /**< File lock ID (index of file semaphore table + Files[]) */ +#endif +#if _USE_LFN +WCHAR* lfn; /**< Pointer to the LFN working buffer */ +WORD lfn_idx; /**< Last matched LFN index number + (0xFFFF: No LFN) */ +#endif +} DIR; + +/** + * \brief File status structure + */ +typedef struct { + DWORD fsize; /**< File size */ + WORD fdate; /**< Last modified date */ + WORD ftime; /**< Last modified time */ + BYTE fattrib; /**< Attribute */ + TCHAR fname[13]; /**< Short file name (8.3 format) */ +#if _USE_LFN + TCHAR* lfname; /**< Pointer to the LFN buffer */ + UINT lfsize; /**< Size of LFN buffer in TCHAR */ +#endif +} FILINFO; + +/** + * \brief File function return code + */ +typedef enum { + FR_OK = 0, /**< 0: Succeeded */ + FR_DISK_ERR, /**< 1: A hard error occurred in the low level + disk I/O layer */ + FR_INT_ERR, /**< 2: Assertion failed */ + FR_NOT_READY, /**< 3: The physical drive cannot work */ + FR_NO_FILE, /**< 4: Could not find the file */ + FR_NO_PATH, /**< 5: Could not find the path */ + FR_INVALID_NAME, /**< 6: The path name format is invalid */ + FR_DENIED, /**< 7: Access denied due to prohibited access + or directory full */ + FR_EXIST, /**< 8: Access denied due to prohibited access */ + FR_INVALID_OBJECT, /**< 9: The file/directory object is invalid */ + FR_WRITE_PROTECTED, /**< 10: The physical drive is write protected */ + FR_INVALID_DRIVE, /**< 11: The logical drive number is invalid */ + FR_NOT_ENABLED, /**< 12: The volume has no work area */ + FR_NO_FILESYSTEM, /**< 13: There is no valid FAT volume */ + FR_MKFS_ABORTED, /**< 14: The f_mkfs() aborted due to any + parameter error */ + FR_TIMEOUT, /**< 15: Could not get a grant to access the + volume within defined period */ + FR_LOCKED, /**< 16: The operation is rejected according to + the file sharing policy */ + FR_NOT_ENOUGH_CORE, /**< 17: LFN working buffer could not be + allocated */ + FR_TOO_MANY_OPEN_FILES, /**< 18: Number of open files > _FS_SHARE */ + FR_INVALID_PARAMETER /**< 19: Given parameter is invalid */ +} FRESULT; + +FRESULT f_open(FIL* fp, const TCHAR* path, BYTE mode); /* Open or create a file */ +FRESULT f_close(FIL* fp); /* Close an open file object */ +FRESULT f_read(FIL* fp, void* buff, UINT btr, UINT* br); /* Read data from a file */ +#if !_FS_READONLY +FRESULT f_write(FIL* fp, const void* buff, UINT btw, UINT* bw); /* Write data to a file */ +#endif +#if _USE_FORWARD && _FS_TINY +FRESULT f_forward(FIL* fp, UINT (*func)(const BYTE*, UINT), UINT btf, + UINT* bf); /* Forward data to the stream */ +#endif +#if _FS_MINIMIZE <= 2 +FRESULT f_lseek(FIL* fp, DWORD ofs); /* Move file pointer of a file object */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_truncate(FIL* fp); /* Truncate file */ +#endif +#if !_FS_READONLY +FRESULT f_sync(FIL* fp); /* Flush cached data of a writing file */ +#endif +#if _FS_MINIMIZE <= 1 +FRESULT f_opendir(DIR* dp, const TCHAR* path); /* Open a directory */ +#endif +#if _FS_MINIMIZE <= 1 +FRESULT f_closedir(DIR* dp); /* Close an open directory */ +#endif +#if _FS_MINIMIZE <= 1 +FRESULT f_readdir(DIR* dp, FILINFO* fno); /* Read a directory item */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_mkdir(const TCHAR* path); /* Create a sub directory */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_unlink(const TCHAR* path); /* Delete an existing file or directory */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_rename(const TCHAR* path_old, const TCHAR* path_new); /* Rename/Move a file or directory */ +#endif +#if _FS_MINIMIZE == 0 +FRESULT f_stat(const TCHAR* path, FILINFO* fno); /* Get file status */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_chmod(const TCHAR* path, BYTE value, BYTE mask); /* Change attribute of the file/dir */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_utime(const TCHAR* path, const FILINFO* fno); /* Change times-tamp of the file/dir */ +#endif +#if _FS_RPATH >= 1 +FRESULT f_chdir(const TCHAR* path); /* Change current directory */ +#endif +#if _FS_RPATH >= 1 && _VOLUMES >= 2 +FRESULT f_chdrive(const TCHAR* path); /* Change current drive */ +#endif +#if _FS_RPATH >= 2 +FRESULT f_getcwd(TCHAR* buff, UINT len); /* Get current directory */ +#endif +#if _FS_MINIMIZE == 0 && !_FS_READONLY +FRESULT f_getfree(const TCHAR* path, DWORD* nclst, FATFS** fatfs); /* Get number of free clusters on the drive */ +#endif +#if _USE_LABEL +FRESULT f_getlabel(const TCHAR* path, TCHAR* label, DWORD* sn); /* Get volume label */ +#endif +#if _USE_LABEL && !_FS_READONLY +FRESULT f_setlabel(const TCHAR* label); /* Set volume label */ +#endif +FRESULT f_mount(FATFS* fs, const TCHAR* path, BYTE opt); /* Mount/Unmount a logical drive */ +#if _USE_MKFS && !_FS_READONLY +FRESULT f_mkfs(const TCHAR* path, BYTE sfd, UINT au); /* Create a file system on the volume */ +#endif +#if _USE_MKFS && !_FS_READONLY && _MULTI_PARTITION +FRESULT f_fdisk(BYTE pdrv, const DWORD szt[], void* work); /* Divide a physical drive into some partitions */ +#endif +#if _USE_STRFUNC && !_FS_READONLY +int f_putc(TCHAR c, FIL* fp); /* Put a character to the file */ +#endif +#if _USE_STRFUNC && !_FS_READONLY +int f_puts(const TCHAR* str, FIL* cp); /* Put a string to the file */ +#endif +#if _USE_STRFUNC && !_FS_READONLY +int f_printf(FIL* fp, const TCHAR* str, ...); /* Put a formatted string to the file */ +#endif +#if _USE_STRFUNC +TCHAR* f_gets(TCHAR* buff, int len, FIL* fp); /* Get a string from the file */ +#endif + +/** + * \brief Filepointer at the end of file? + */ +#define f_eof(fp) (((fp)->fptr == (fp)->fsize) ? 1 : 0) +#define f_error(fp) ((fp)->err) /**< Get Abort flag (error code) */ +#define f_tell(fp) ((fp)->fptr) /**< Get File read/write pointer */ +#define f_size(fp) ((fp)->fsize) /**< Get Sectors per FAT */ + +#ifndef EOF +#define EOF (-1) /**< End of file */ +#endif + +/** + ***************************************************************************** + * \defgroup FatFs_Core_Public_UserFunctions User defined Functions + * \brief Additional user defined functions + * \{ + ***************************************************************************** + */ + +/* RTC function */ +#if !_FS_READONLY +DWORD get_fattime (void); +#endif + +/* Unicode support functions */ +#if _USE_LFN /* Unicode - OEM code conversion */ +WCHAR ff_convert (WCHAR chr, UINT dir); /**< OEM-Unicode bidirectional + conversion */ +WCHAR ff_wtoupper (WCHAR chr); /**< Unicode upper-case conversion */ +#if _USE_LFN == 3 /* Memory functions */ +void* ff_memalloc (UINT msize); /**< Allocate memory block */ +void ff_memfree (void* mblock); /**< Free memory block */ +#endif +#endif + +/* Sync functions */ +#if _FS_REENTRANT +int ff_cre_syncobj(BYTE vol, _SYNC_t* sobj); /**< Create a sync object */ +int ff_req_grant(_SYNC_t sobj); /**< Lock sync object */ +void ff_rel_grant(_SYNC_t sobj); /**< Unlock sync object */ +int ff_del_syncobj(_SYNC_t sobj); /**< Delete a sync object */ +#endif + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Public_FIL_flag FIL.flag + * \brief File access control and file status flags (FIL.flag) + * \{ + */ + +#define FA_READ 0x01 /**< Specifies read access to the object. + * Data can be read from the file. + * Combine with FA_WRITE for read-write + * access. */ +#define FA_OPEN_EXISTING 0x00 /**< Opens the file. The function fails if + * the file is not existing. + * (Default) */ + +#if !_FS_READONLY +#define FA_WRITE 0x02 /**< Specifies write access to the object. + * Data can be written to the file. + * Combine with FA_READ for read-write + * access. */ +#define FA_CREATE_NEW 0x04 /**< Creates a new file. The function + * fails with FR_EXIST if the file is + * existing. */ +#define FA_CREATE_ALWAYS 0x08 /**< Creates a new file. If the file is + * existing, it is truncated and + * overwritten. */ +#define FA_OPEN_ALWAYS 0x10 /**< Opens the file if it is existing. If + * not, a new file is created.\n + * To append data to the file, use + * f_lseek() function after file open in + * this method. */ +#define FA__WRITTEN 0x20 +#define FA__DIRTY 0x40 +#endif + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Public_fs_type FATFS.fs_type + * \brief FAT sub type (FATFS.fs_type) + * \{ + */ + +#define FS_FAT12 1 +#define FS_FAT16 2 +#define FS_FAT32 3 + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Public_file_attribute File attributes + * \brief File attribute bits for directory entry + * \{ + */ +/* File attribute bits for directory entry */ + +#define AM_RDO 0x01 /**< Read only */ +#define AM_HID 0x02 /**< Hidden */ +#define AM_SYS 0x04 /**< System */ +#define AM_VOL 0x08 /**< Volume label */ +#define AM_LFN 0x0F /**< LFN entry */ +#define AM_DIR 0x10 /**< Directory */ +#define AM_ARC 0x20 /**< Archive */ +#define AM_MASK 0x3F /**< Mask of defined bits */ + +/* Fast seek feature */ +#define CREATE_LINKMAP 0xFFFFFFFF + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Public_MultibyteWord Multi-byte word access + * \brief Multi-byte word access macros + * \{ + */ + +#if _WORD_ACCESS == 1 /* Enable word access to the FAT structure */ +#define LD_WORD(ptr) (WORD)(*(WORD*)(BYTE*)(ptr)) +#define LD_DWORD(ptr) (DWORD)(*(DWORD*)(BYTE*)(ptr)) +#define ST_WORD(ptr,val) *(WORD*)(BYTE*)(ptr)=(WORD)(val) +#define ST_DWORD(ptr,val) *(DWORD*)(BYTE*)(ptr)=(DWORD)(val) +#else /* Use byte-by-byte access to the FAT structure */ +#define LD_WORD(ptr) (WORD)(((WORD)*((BYTE*)(ptr)+1)<<8)|(WORD)*(BYTE*)(ptr)) +#define LD_DWORD(ptr) (DWORD)(((DWORD)*((BYTE*)(ptr)+3)<<24)|((DWORD)*((BYTE*)(ptr)+2)<<16)|((WORD)*((BYTE*)(ptr)+1)<<8)|*(BYTE*)(ptr)) +#define ST_WORD(ptr,val) *(BYTE*)(ptr)=(BYTE)(val); *((BYTE*)(ptr)+1)=(BYTE)((WORD)(val)>>8) +#define ST_DWORD(ptr,val) *(BYTE*)(ptr)=(BYTE)(val); *((BYTE*)(ptr)+1)=(BYTE)((WORD)(val)>>8); *((BYTE*)(ptr)+2)=(BYTE)((DWORD)(val)>>16); *((BYTE*)(ptr)+3)=(BYTE)((DWORD)(val)>>24) +#endif + +#ifdef __cplusplus +} +#endif + +/** + * \} + */ + +/** + * \} + */ + +#endif /* _FATFS */ diff --git a/libs/BSP/ffconf.h b/libs/BSP/ffconf.h new file mode 100644 index 0000000..f52b63e --- /dev/null +++ b/libs/BSP/ffconf.h @@ -0,0 +1,404 @@ +#ifndef _FFCONF +#define _FFCONF 80960 /**< Revision ID */ +/** + ***************************************************************************** + * \addtogroup FatFs FatFs + * \{ + * \defgroup Conf Configuration + * \brief FatFs configuration + * \{ + * + * \brief FAT file system module configuration file + * + * \file ffconf.h + * \version R0.10 + * \date 2013-10-02 + * \author ChaN + * + * \attention + * CAUTION! Do not forget to make clean the project after any changes to + * the configuration options. + * + ***************************************************************************** + * @copyright + * @{ + * + * Copyright © 2013, ChaN, all right reserved. + * + * FatFs module is a generic FAT file system module for small embedded + * systems. + * This is a free software that opened for education, research and commercial + * developments under license policy of following terms. + * + * * The FatFs module is a free software and there is NO WARRANTY. + * * No restriction on use. You can use, modify and redistribute it for + * personal, non-profit or commercial products UNDER YOUR RESPONSIBILITY. + * * Redistributions of source code must retain the above copyright notice. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/** + * \defgroup FatFs_Core_Conf_FuncBuff Functions and Buffer + * \brief Functions and Buffer Configurations + * \{ + */ + +/** + * \brief When _FS_TINY is set to 1, FatFs uses the sector buffer in the + * file system object instead of the sector buffer in the individual + * file object for file data transfer. This reduces memory + * consumption 512 bytes each file object. + * + * Value: + * \arg 0: Normal + * \arg 1: Tiny + */ +#define _FS_TINY 0 + +/** + * \brief Setting _FS_READONLY to 1 defines read only configuration. This + * removes writing functions, f_write(), f_sync(), f_unlink(), + * f_mkdir(), f_chmod(), f_rename(), f_truncate() and useless + * f_getfree(). + * + * Value: + * \arg 0: Read/Write + * \arg 1: Read only + */ +#define _FS_READONLY 0 + +/** + * \brief The _FS_MINIMIZE option defines minimization level to remove API + * functions. + * + * Value: + * \arg 0: All basic functions are enabled. + * \arg 1: f_stat(), f_getfree(), f_unlink(), f_mkdir(), f_chmod(), + * f_utime(), f_truncate() and f_rename() function are removed. + * \arg 2: f_opendir(), f_readdir() and f_closedir() are removed in + * addition to 1. + * \arg 3: f_lseek() function is removed in addition to 2. + */ +#define _FS_MINIMIZE 0 + +/** + * \brief To enable string functions, set _USE_STRFUNC to 1 or 2. + * + * Value: + * \arg 0: Disable + * \arg 1: Enable + * \arg 2: Enable + */ +#define _USE_STRFUNC 1 + +/** + * \brief To enable f_mkfs() function, set _USE_MKFS to 1 and set + * #_FS_READONLY to 0. + * + * Value: + * \arg 0: Disable + * \arg 1: Enable + */ +#define _USE_MKFS 1 + +/** + * \brief To enable fast seek feature, set _USE_FASTSEEK to 1. + * + * Value: + * \arg 0: Disable + * \arg 1: Enable + */ +#define _USE_FASTSEEK 0 + +/** + * \brief To enable volume label functions, set _USE_LABEL to 1. + * + * Value: + * \arg 0: Disable + * \arg 1: Enable + */ +#define _USE_LABEL 0 + +/** + * \brief To enable f_forward() function, set _USE_FORWARD to 1 and set + * _FS_TINY to 1. + * + * Value: + * \arg 0: Disable + * \arg 1: Enable + */ +#define _USE_FORWARD 0 + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Conf_LocalNamespace Locale and Namespace + * \brief Locale and Namespace Configurations + * \{ + */ + +/** + * \brief The _CODE_PAGE specifies the OEM code page to be used on the + * target system. Incorrect setting of the code page can cause a + * file open failure. + * + * Value: + * \arg 932: Japanese Shift-JIS (DBCS, OEM, Windows) + * \arg 936: Simplified Chinese GBK (DBCS, OEM, Windows) + * \arg 949: Korean (DBCS, OEM, Windows) + * \arg 950: Traditional Chinese Big5 (DBCS, OEM, Windows) + * \arg 1250: Central Europe (Windows) + * \arg 1251: Cyrillic (Windows) + * \arg 1252: Latin 1 (Windows) + * \arg 1253: Greek (Windows) + * \arg 1254: Turkish (Windows) + * \arg 1255: Hebrew (Windows) + * \arg 1256: Arabic (Windows) + * \arg 1257: Baltic (Windows) + * \arg 1258: Vietnam (OEM, Windows) + * \arg 437: U.S. (OEM) + * \arg 720: Arabic (OEM) + * \arg 737: Greek (OEM) + * \arg 775: Baltic (OEM) + * \arg 850: Multilingual Latin 1 (OEM) + * \arg 858: Multilingual Latin 1 + Euro (OEM) + * \arg 852: Latin 2 (OEM) + * \arg 855: Cyrillic (OEM) + * \arg 866: Russian (OEM) + * \arg 857: Turkish (OEM) + * \arg 862: Hebrew (OEM) + * \arg 874: Thai (OEM, Windows) + * \arg 1: ASCII (Valid for only non-LFN cfg.) + */ +#define _CODE_PAGE 1252 + + +/** + * \brief The _USE_LFN option switches the LFN feature. + * + * Value: + * \arg 0: Disable LFN feature. _MAX_LFN has no effect. + * \arg 1: Enable LFN with static working buffer on the BSS. Always NOT + * reentrant. + * \arg 2: Enable LFN with dynamic working buffer on the STACK. + * \arg 3: Enable LFN with dynamic working buffer on the HEAP. + * + * \note + * To enable LFN feature, Unicode handling functions ff_convert() and + * ff_wtoupper() function must be added to the project. + * The LFN working buffer occupies (#_MAX_LFN + 1) * 2 bytes. When use stack + * for the working buffer, take care on stack overflow. When use heap memory + * for the working buffer, memory management functions, ff_memalloc() and + * ff_memfree(), must be added to the project. + */ +#define _USE_LFN 0 + +/** + * \brief Maximum LFN length to handle + * + * Value: + * \arg 12 to 255 + */ +#define _MAX_LFN 255 + + +/** + * \brief To switch the character encoding on the FatFs API to Unicode, + * enable LFN feature and set _LFN_UNICODE to 1. + * + * Value: + * \arg 0: ANSI/OEM + * \arg 1: Unicode + */ +#define _LFN_UNICODE 0 + + +/** + * \brief When Unicode API is enabled, character encoding on the all FatFs + * API is switched to Unicode. This option selects the character + * encoding on the file to be read/written via string functions, + * f_gets(), f_putc(), f_puts and f_printf().\n + * This option has no effect when _LFN_UNICODE is 0. + * + * Value: + * \arg 0: ANSI/OEM + * \arg 1: UTF-16LE + * \arg 2: UTF-16BE + * \arg 3: UTF-8 + */ +#define _STRF_ENCODE 3 + + +/** + * \brief The _FS_RPATH option configures relative path feature. + * + * Value: + * \arg 0: Disable relative path feature and remove related functions. + * \arg 1: Enable relative path. f_chdrive() and f_chdir() function are + * available. + * \arg 2: f_getcwd() function is available in addition to 1. + * + * \note + * Note that output of the f_readdir() function is affected by this option. + */ +#define _FS_RPATH 0 + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Conf_DriveVolume Drive/Volume + * \brief Drive/Volume Configurations + * \{ + */ + +/** + * \brief Number of volumes (logical drives) to be used. + */ +#define _VOLUMES 1 + + +/** + * \brief When set to 0, each volume is bound to the same physical drive + * number and it can mount only first primaly partition. When it is + * set to 1, each volume is tied to the partitions listed in + * VolToPart[]. + * + * Value: + * \arg 0: Single partition + * \arg 1: Enable multiple partition + */ +#define _MULTI_PARTITION 0 + + +/** + * \brief Maximum sector size to be handled. + * Always set 512 for memory card and hard disk but a larger value + * may be required for on-board flash memory, floppy disk and optical + * disk.\n + * When _MAX_SS is larger than 512, it configures FatFs to variable + * sector size and GET_SECTOR_SIZE command must be implemented to the + * disk_ioctl() function. + * + * Value: + * \arg 512 + * \arg 1024 + * \arg 2048 + * \arg 4096 + */ +#define _MAX_SS 512 + + +/** + * \brief To enable sector erase feature, set _USE_ERASE to 1. Also + * CTRL_ERASE_SECTOR command should be added to the disk_ioctl() + * function. + * + * Value: + * \arg 0: Disable + * \arg 1: Enable + */ +#define _USE_ERASE 0 + + +/** + * \brief If you need to know the correct free space on the FAT32 volume, + * set this option to 1 and f_getfree() function at first time after + * volume mount will force a full FAT scan. + * + * Value: + * \arg 0: Load all informations in the FSINFO if available. + * \arg 1: Do not trust free cluster count in the FSINFO. + */ +#define _FS_NOFSINFO 0 + +/** + * \} + */ + +/** + * \defgroup FatFs_Core_Conf_System System + * \brief System Configurations + * \note + * A header file that defines sync object types on the O/S, such as + * windows.h, ucos_ii.h and semphr.h, must be included prior to ff.h. + * \{ + */ + +/** + * \brief The _WORD_ACCESS option is an only platform dependent option. It + * defines which access method is used to the word data on the FAT + * volume. + * + * Value: + * \arg 0: Byte-by-byte access. Always compatible with all platforms. + * \arg 1: Word access. Do not choose this unless under both the following + * conditions. + * + * \note + * \arg Byte order on the memory is little-endian. + * \arg Address miss-aligned word access is always allowed for all + * instructions. + * + * \note + * If it is the case, _WORD_ACCESS can also be set to 1 to improve performance + * and reduce code size. + */ +#define _WORD_ACCESS 0 + +/** + * \brief The _FS_REENTRANT option switches the re-entrancy (thread safe) + * of the FatFs module. + * + * Value: + * \arg 0: Disable re-entrancy. _SYNC_t and _FS_TIMEOUT have no effect. + * \arg 1: Enable re-entrancy. Also user provided synchronization handlers, + * #ff_req_grant(), ff_rel_grant(), ff_del_syncobj() and + * #ff_cre_syncobj() function must be added to the project. + */ +#define _FS_REENTRANT 1 + +/** + * \brief Timeout period in unit of time ticks + */ +#define _FS_TIMEOUT 1000 + +/** + * \brief O/S dependent type of sync object. e.g. HANDLE, OS_EVENT*, ID + * and etc.. + */ +#define _SYNC_t void * + +/** + * \brief To enable file lock control feature, set _FS_LOCK to 1 or greater. + * The value defines how many files can be opened simultaneously. + * + * Value: + * \arg 0: Disable + * \arg >=1: Enable + */ +#define _FS_LOCK 8 + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * \} + */ + +/** + * \} + * \} + */ + +#endif /* _FFCONFIG */ diff --git a/libs/BSP/i2c.h b/libs/BSP/i2c.h new file mode 100644 index 0000000..f7520e1 --- /dev/null +++ b/libs/BSP/i2c.h @@ -0,0 +1,112 @@ +#ifndef __I2C_H__ +#define __I2C_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_I2C + * @{ + * + * @file i2c.h + * @version 1.0 + * @date 2013-01-31 + * @author rct1 + * + * @brief I2C board support package for the CARME module. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ +#include /* CARME Module */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_I2C_BOARD I2C2 /**< I2C on board and external */ +#define CARME_I2C_AUDIO I2C3 /**< I2C to audio codec */ + +#define CARME_I2C_SPEED 100000 /**< I2C speed in Hz */ +#define CARME_I2C_ADDR_BOARD 0xA0 /**< I2C Address of master on the + * I2C board bus */ +#define CARME_I2C_ADDR_AUDIO 0x33 /**< I2C Address of master on the + * I2C audio bus */ + +#define CARME_ERROR_I2C_TIMEOUT CARME_ERROR_I2C_BASE + 0 /**< I2C timeout */ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_I2C_Init(I2C_TypeDef *I2Cx); +ERROR_CODES CARME_I2C_Write(I2C_TypeDef *I2Cx, uint8_t addr, uint16_t reg, + uint8_t twoByte, uint8_t *pdata, uint16_t count); +ERROR_CODES CARME_I2C_Read(I2C_TypeDef *I2Cx, uint8_t addr, uint16_t reg, + uint8_t twoByte, uint8_t *pdata, uint16_t count); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __I2C_H__ */ diff --git a/libs/BSP/i2s.h b/libs/BSP/i2s.h new file mode 100644 index 0000000..07ded57 --- /dev/null +++ b/libs/BSP/i2s.h @@ -0,0 +1,97 @@ +#ifndef __I2S_H__ +#define __I2S_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_I2S + * @{ + * + * @file i2s.h + * @version 1.0 + * @date 2013-03-06 + * @author rct1 + * + * @brief I2S board support package for the CARME-M4 module. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ + +/*----- Macros -------------------------------------------------------------*/ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_I2S_GPIO_Init(void); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus + } +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __I2S_H__ */ diff --git a/libs/BSP/integer.h b/libs/BSP/integer.h new file mode 100644 index 0000000..c6181ed --- /dev/null +++ b/libs/BSP/integer.h @@ -0,0 +1,75 @@ +#ifndef _FF_INTEGER +#define _FF_INTEGER +/** + ***************************************************************************** + * \addtogroup FatFs FatFs + * \{ + * \addtogroup Integer Integer + * \{ + * + * \brief Integer type definitions for FatFs module. + * + * \file integer.h + * \version R0.10 + * \date 2013-10-02 + * \author ChaN + * + ***************************************************************************** + * @copyright + * @{ + * + * Copyright © 2013, ChaN, all right reserved. + * + * FatFs module is a generic FAT file system module for small embedded + * systems. + * This is a free software that opened for education, research and commercial + * developments under license policy of following terms. + * + * * The FatFs module is a free software and there is NO WARRANTY. + * * No restriction on use. You can use, modify and redistribute it for + * personal, non-profit or commercial products UNDER YOUR RESPONSIBILITY. + * * Redistributions of source code must retain the above copyright notice. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +#ifdef _WIN32 /* FatFs development platform */ + +#include +#include + +#else /* Embedded platform */ + +/* This type MUST be 8 bit */ +typedef unsigned char BYTE; + +/* These types MUST be 16 bit */ +typedef short SHORT; +typedef unsigned short WORD; +typedef unsigned short WCHAR; + +/* These types MUST be 16 bit or 32 bit */ +typedef int INT; +typedef unsigned int UINT; + +/* These types MUST be 32 bit */ +typedef long LONG; +typedef unsigned long DWORD; + +#endif + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * \} + * \} + */ + +#endif /* _FF_INTEGER */ diff --git a/libs/BSP/lcd_conf.h b/libs/BSP/lcd_conf.h new file mode 100644 index 0000000..362405d --- /dev/null +++ b/libs/BSP/lcd_conf.h @@ -0,0 +1,220 @@ +#ifndef __LCD_CONF_H__ +#define __LCD_CONF_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_LCD + * @{ + * + * @file lcd_conf.h + * @version 1.0 + * @date 2013-10-03 + * @author rct1 + * + * @brief Simple graphic library configuration. + * + ***************************************************************************** + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + + +#define TFT320x240 +//#define TFT800x480 +//#define TFT640x480 +//#define TFTCUSTOM + +#define TFT_FPS 50ULL + +#ifdef TFTCUSTOM +#define TFT_WIDTH 0ULL +#define TFT_HSYNC_BACK_PORCH 0ULL +#define TFT_HSYNC_FRONT_PORCH 0ULL +#define TFT_HSYNC_PULSE 0ULL + +#define TFT_HEIGHT 0ULL +#define TFT_VSYNC_BACK_PORCH 0ULL +#define TFT_VSYNC_FRONT_PORCH 0ULL +#define TFT_VSYNC_PULSE 0ULL +#endif + +#ifdef TFT320x240 +#define TFT_WIDTH 320ULL +#define TFT_HSYNC_BACK_PORCH 40ULL +#define TFT_HSYNC_FRONT_PORCH 20ULL +#define TFT_HSYNC_PULSE 28ULL + +#define TFT_HEIGHT 240ULL +#define TFT_VSYNC_BACK_PORCH 17ULL +#define TFT_VSYNC_FRONT_PORCH 4ULL +#define TFT_VSYNC_PULSE 3ULL +#endif + +#ifdef TFT800x480 +#define TFT_WIDTH 800ULL +#define TFT_HSYNC_BACK_PORCH 30LL +#define TFT_HSYNC_FRONT_PORCH 0ULL +#define TFT_HSYNC_PULSE 0ULL + +#define TFT_HEIGHT 480ULL +#define TFT_VSYNC_BACK_PORCH 10ULL +#define TFT_VSYNC_FRONT_PORCH 0ULL +#define TFT_VSYNC_PULSE 0ULL +#endif + +#ifdef TFT640x480 + +#define TFT_WIDTH 640ULL +#define TFT_HSYNC_BACK_PORCH 56ULL +#define TFT_HSYNC_FRONT_PORCH 8ULL +#define TFT_HSYNC_PULSE 96ULL + +#define TFT_HEIGHT 480ULL +#define TFT_VSYNC_BACK_PORCH 41ULL +#define TFT_VSYNC_FRONT_PORCH 2ULL +#define TFT_VSYNC_PULSE 2ULL +#endif + +#define TFT_HSYNC_PERIOD (TFT_HSYNC_PULSE + TFT_HSYNC_BACK_PORCH + TFT_WIDTH + TFT_HSYNC_FRONT_PORCH) +#define TFT_VSYNC_PERIOD (TFT_VSYNC_PULSE + TFT_VSYNC_BACK_PORCH + TFT_HEIGHT + TFT_VSYNC_FRONT_PORCH) +#define TFT_PCLK (TFT_HSYNC_PERIOD * TFT_VSYNC_PERIOD * TFT_FPS) +#define LCD_FPR ((TFT_PCLK * 1048576)/100000000) + +#define WR_HIGH_BYTE(x) (x >> 8) +#define WR_LOW_BYTE(x) (x & 0xFF) + +#define USE_16BIT_PMP + +/********************************************************************* + * Overview: Horizontal and vertical display resolution + * (from the glass datasheet). + *********************************************************************/ +#define LCD_HOR_RESOLUTION 320ULL +#define LCD_VER_RESOLUTION 240ULL + +/********************************************************************* + * Overview: Horizontal synchronization timing in pixels + * (from the glass datasheet). + *********************************************************************/ +#define LCD_HOR_PULSE_WIDTH 64ULL /* 64 */ +#define LCD_HOR_BACK_PORCH 96ULL /* 96 */ +#define LCD_HOR_FRONT_PORCH 48ULL /* 48 */ + +/********************************************************************* + * Overview: Vertical synchronization timing in lines + * (from the glass datasheet). + *********************************************************************/ +#define LCD_VER_PULSE_WIDTH 2ULL /* 2 */ +#define LCD_VER_BACK_PORCH 34ULL /* 34 */ +#define LCD_VER_FRONT_PORCH 11ULL /* 11 */ + +/********************************************************************* + Define horizontal timing + HT - horizontal period + HPS - hsync width + front porch + HPW - horizontal sync pulse width + LPS - horizontal sync pulse location + *********************************************************************/ +#define HT (LCD_HOR_RESOLUTION + LCD_HOR_PULSE_WIDTH + LCD_HOR_BACK_PORCH + LCD_HOR_FRONT_PORCH) +#define HPS (LCD_HOR_PULSE_WIDTH + LCD_HOR_BACK_PORCH) + +/********************************************************************* + Define vertical timing + VT - vertical period + VPS - vsync width + front porch + VPW - vertical sync pulse width + FPS - vertical sync pulse location + *********************************************************************/ +#define VT (LCD_VER_PULSE_WIDTH + LCD_VER_BACK_PORCH + LCD_VER_FRONT_PORCH + LCD_VER_RESOLUTION) +#define VSP (LCD_VER_PULSE_WIDTH + LCD_VER_BACK_PORCH) + +/* LCD screen and bitmap image array constants */ +#define X_BYTES 40 +#define Y_BYTES 30 +#define SCRN_LEFT 0 +#define SCRN_TOP 0 +#define SCRN_RIGHT LCD_HOR_RESOLUTION-1 +#define SCRN_BOTTOM LCD_VER_RESOLUTION-1 + +#define CCW -1 +#define CW 1 + +#define DOTS_PER_CM_X 64 +#define DOTS_PER_CM_Y 60 + +#define INCR 1 +#define DECR -1 +#define PREDX 1 +#define PREDY 0 + +/* 1.5 pixels for 1 mm (when width[mm]= 2.0mm then width[pixels]= 2*1.5= 3 pixels */ +#define COEFF_PIXELS_MM 1.5 + + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __LCD_CONF_H__ */ diff --git a/libs/BSP/misc.h b/libs/BSP/misc.h new file mode 100644 index 0000000..2d08fdd --- /dev/null +++ b/libs/BSP/misc.h @@ -0,0 +1,178 @@ +/** + ****************************************************************************** + * @file misc.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the miscellaneous + * firmware library functions (add-on to CMSIS functions). + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MISC_H +#define __MISC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup MISC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief NVIC Init Structure definition + */ + +typedef struct +{ + uint8_t NVIC_IRQChannel; /*!< Specifies the IRQ channel to be enabled or disabled. + This parameter can be an enumerator of @ref IRQn_Type + enumeration (For the complete STM32 Devices IRQ Channels + list, please refer to stm32f4xx.h file) */ + + uint8_t NVIC_IRQChannelPreemptionPriority; /*!< Specifies the pre-emption priority for the IRQ channel + specified in NVIC_IRQChannel. This parameter can be a value + between 0 and 15 as described in the table @ref MISC_NVIC_Priority_Table + A lower priority value indicates a higher priority */ + + uint8_t NVIC_IRQChannelSubPriority; /*!< Specifies the subpriority level for the IRQ channel specified + in NVIC_IRQChannel. This parameter can be a value + between 0 and 15 as described in the table @ref MISC_NVIC_Priority_Table + A lower priority value indicates a higher priority */ + + FunctionalState NVIC_IRQChannelCmd; /*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel + will be enabled or disabled. + This parameter can be set either to ENABLE or DISABLE */ +} NVIC_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup MISC_Exported_Constants + * @{ + */ + +/** @defgroup MISC_Vector_Table_Base + * @{ + */ + +#define NVIC_VectTab_RAM ((uint32_t)0x20000000) +#define NVIC_VectTab_FLASH ((uint32_t)0x08000000) +#define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || \ + ((VECTTAB) == NVIC_VectTab_FLASH)) +/** + * @} + */ + +/** @defgroup MISC_System_Low_Power + * @{ + */ + +#define NVIC_LP_SEVONPEND ((uint8_t)0x10) +#define NVIC_LP_SLEEPDEEP ((uint8_t)0x04) +#define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02) +#define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || \ + ((LP) == NVIC_LP_SLEEPDEEP) || \ + ((LP) == NVIC_LP_SLEEPONEXIT)) +/** + * @} + */ + +/** @defgroup MISC_Preemption_Priority_Group + * @{ + */ + +#define NVIC_PriorityGroup_0 ((uint32_t)0x700) /*!< 0 bits for pre-emption priority + 4 bits for subpriority */ +#define NVIC_PriorityGroup_1 ((uint32_t)0x600) /*!< 1 bits for pre-emption priority + 3 bits for subpriority */ +#define NVIC_PriorityGroup_2 ((uint32_t)0x500) /*!< 2 bits for pre-emption priority + 2 bits for subpriority */ +#define NVIC_PriorityGroup_3 ((uint32_t)0x400) /*!< 3 bits for pre-emption priority + 1 bits for subpriority */ +#define NVIC_PriorityGroup_4 ((uint32_t)0x300) /*!< 4 bits for pre-emption priority + 0 bits for subpriority */ + +#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || \ + ((GROUP) == NVIC_PriorityGroup_1) || \ + ((GROUP) == NVIC_PriorityGroup_2) || \ + ((GROUP) == NVIC_PriorityGroup_3) || \ + ((GROUP) == NVIC_PriorityGroup_4)) + +#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) + +#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10) + +#define IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF) + +/** + * @} + */ + +/** @defgroup MISC_SysTick_clock_source + * @{ + */ + +#define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB) +#define SysTick_CLKSource_HCLK ((uint32_t)0x00000004) +#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || \ + ((SOURCE) == SysTick_CLKSource_HCLK_Div8)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup); +void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct); +void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset); +void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState); +void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource); + +#ifdef __cplusplus +} +#endif + +#endif /* __MISC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/rtc.h b/libs/BSP/rtc.h new file mode 100644 index 0000000..c2e263d --- /dev/null +++ b/libs/BSP/rtc.h @@ -0,0 +1,138 @@ +#ifndef __RTC_H__ +#define __RTC_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_RTC + * @{ + * + * @file rtc.h + * @version 1.0 + * @date 2012-10-24 + * @author rct1 + * + * @brief RTC interface.\n + * Communication interface to use the RTC from the CARME-M4. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ +#include /* CARME Module */ + +/*----- Macros -------------------------------------------------------------*/ +/* error codes */ +#define CARME_ERROR_RTC CARME_ERROR_RTC_BASE + 0 /**< Common RTC error */ + +#ifndef CARME_RTC_USE_WAKEUP_ISR +#define CARME_RTC_USE_WAKEUP_ISR 0 /**< Disable wakeup interrupt */ +#endif + +/*----- Data types ---------------------------------------------------------*/ +/** + * @brief Structure to store a full date and time. + */ +typedef struct _CARME_RTC_TIME_t { + uint8_t sec; /**< Seconds: range 0-59 */ + uint8_t min; /**< Minutes: range 0-59 */ + uint8_t hour; /**< Hours: range 0-23 */ + uint8_t day; /**< Day of Month: range 1-31 */ + uint8_t month; /**< Month: range 1-12 */ + uint8_t year; /**< Year since 2000: range 0-99 */ + uint8_t wday; /**< Day of the week: range 1-7 */ +} CARME_RTC_TIME_t; + +#if CARME_RTC_USE_WAKEUP_ISR==1 +/** + * @brief Structure to store a full date and time. + */ +typedef enum _CARME_RTC_WAKEUP_t { + CARME_RTC_WAKEUP_STOP =0, /**< Wakeup Interrupt disable */ + CARME_RTC_WAKEUP_30s, /**< Timer with 30sec interval */ + CARME_RTC_WAKEUP_10s, /**< Timer with 10sec interval */ + CARME_RTC_WAKEUP_5s, /**< Timer with 5sec interval */ + CARME_RTC_WAKEUP_1s, /**< Timer with 1sec interval */ + CARME_RTC_WAKEUP_500ms, /**< Timer with 500msec interval */ + CARME_RTC_WAKEUP_250ms, /**< Timer with 250msec interval */ + CARME_RTC_WAKEUP_125ms /**< Timer with 125msec interval */ +} CARME_RTC_WAKEUP_t; +#endif + +/*----- Function prototypes ------------------------------------------------*/ +void CARME_RTC_Init(void); +ERROR_CODES CARME_RTC_SetTime(CARME_RTC_TIME_t *time); +void CARME_RTC_GetTime(CARME_RTC_TIME_t *time); +uint32_t get_fattime(void); + +/*----- Data ---------------------------------------------------------------*/ + +/*----- Implementation -----------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __RTC_H__ */ diff --git a/libs/BSP/rtc_ext.h b/libs/BSP/rtc_ext.h new file mode 100644 index 0000000..7f9e6cb --- /dev/null +++ b/libs/BSP/rtc_ext.h @@ -0,0 +1,115 @@ +#ifndef __RTC_EXT_H__ +#define __RTC_EXT_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_RTC + * @{ + * @addtogroup CARME_RTC_EXT + * @{ + * + * @file rtc_ext.h + * @version 1.0 + * @date 2012-12-03 + * @author rct1 + * + * @brief Communication interface to use the RTC on the CARME mainboard. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ +#include /* CARME RTC definitions */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_RTC_REG_SEC 0x00 /**< Register address for second */ +#define CARME_RTC_REG_MIN 0x01 /**< Register address for minute */ +#define CARME_RTC_REG_HOUR 0x02 /**< Register address for hour */ +#define CARME_RTC_REG_WDAY 0x03 /**< Register address for day of week */ +#define CARME_RTC_REG_DAY 0x04 /**< Register address for day */ +#define CARME_RTC_REG_MONTH 0x05 /**< Register address for month */ +#define CARME_RTC_REG_YEAR 0x06 /**< Register address for year */ +#define CARME_RTC_REG_CTRL 0x07 /**< Register address for control */ + +#define CARME_RTC_I2C_ADDR 0xD0 /**< RTC I2C slave address */ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +void CARME_RTC_Ext_Init(void); +void CARME_RTC_Ext_SetTime(CARME_RTC_TIME_t *time); +void CARME_RTC_Ext_GetTime(CARME_RTC_TIME_t *time); + +/*----- Data ---------------------------------------------------------------*/ + +/*----- Implementation -----------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + * @} + */ + +#endif /* __RTC_EXT_H__ */ diff --git a/libs/BSP/ssd1963.h b/libs/BSP/ssd1963.h new file mode 100644 index 0000000..3286c76 --- /dev/null +++ b/libs/BSP/ssd1963.h @@ -0,0 +1,144 @@ +#ifndef __SSD1963_H__ +#define __SSD1963_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_LCD + * @{ + * + * @file ssd1963.h + * @version 1.0 + * @date 2012-10-10 + * @author aom1 + * + * @brief Driver for the SSD1963 Graphic-Controller. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Standard integer formats */ +#include "ssd1963_lld.h" /* SSD1963 Graphic-Controller driver */ +#include "ssd1963_cmd.h" /* SSD1963 Graphic-Controller commands */ + +/*----- Macros -------------------------------------------------------------*/ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +void SSD1963_Init(void); +void SSD1963_WritePixel(uint16_t x, uint16_t y, uint16_t color); +uint16_t SSD1963_ReadPixel(uint16_t x, uint16_t y); +void SSD1963_SetArea(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2); +void SSD1963_FillArea(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, + uint16_t color); +void SSD1963_WriteArea(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, + uint16_t *pData); +void SSD1963_SetTearingCfg(uint8_t state, uint8_t mode); +void SSD1963_GetDeviceDescriptorBlock(uint16_t *ddb); + +/* Low level driver */ +void SSD1963_LLD_Init(void); +void SSD1963_WriteCommand(uint16_t cmd); +void SSD1963_WriteData(uint16_t data); +uint16_t SSD1963_ReadData(void); + +/*----- Data ---------------------------------------------------------------*/ + +/*----- Implementation -----------------------------------------------------*/ +/** + * @brief SSD1963 enters sleep mode.\n + * Host must wait 5mS after sending before sending next command. + */ +static inline void SSD1963_EnterSleepMode(void) { + SSD1963_WriteCommand(CMD_ENT_SLEEP); +} + +/** + * @brief SSD1963 exit sleep mode. + */ +static inline void SSD1963_ExitSleepMode(void) { + SSD1963_WriteCommand(CMD_EXIT_SLEEP); +} + +/** + * @brief SSD1963 changes the display state to OFF state. + */ +static inline void SSD1963_DisplayOff(void) { + SSD1963_WriteCommand(CMD_BLANK_DISPLAY); +} + +/** + * @brief SSD1963 changes the display state to ON state. + */ +static inline void SSD1963_DisplayOn(void) { + SSD1963_WriteCommand(CMD_ON_DISPLAY); +} + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __SSD1963_H__ */ diff --git a/libs/BSP/ssd1963_cmd.h b/libs/BSP/ssd1963_cmd.h new file mode 100644 index 0000000..7615f07 --- /dev/null +++ b/libs/BSP/ssd1963_cmd.h @@ -0,0 +1,197 @@ +#ifndef __SSD1963_CMD_H__ +#define __SSD1963_CMD_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_LCD + * @{ + * @addtogroup CARME_LCD_CTRL + * @{ + * + * @file ssd1963_cmd.h + * @version 1.0 + * @date 2013-06-07 + * @author rct1 + * + * @brief Driver for the SSD1963 Graphic-Controller. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +// SSD1963 command table +#define CMD_NOP 0x00 /**< No operation */ +#define CMD_SOFT_RESET 0x01 /**< Software reset */ +#define CMD_GET_PWR_MODE 0x0A /**< Get the current power mode */ +#define CMD_GET_ADDR_MODE 0x0B /**< Get the frame memory to the + display panel read order */ +#define CMD_GET_PIXEL_FORMAT 0x0C /**< Get the current pixel format */ +#define CMD_GET_DISPLAY_MODE 0x0D /**< Returns the display mode */ +#define CMD_GET_SIGNAL_MODE 0x0E +#define CMD_GET_DIAGNOSTIC 0x0F +#define CMD_ENT_SLEEP 0x10 +#define CMD_EXIT_SLEEP 0x11 +#define CMD_ENT_PARTIAL_MODE 0x12 +#define CMD_ENT_NORMAL_MODE 0x13 +#define CMD_EXIT_INVERT_MODE 0x20 +#define CMD_ENT_INVERT_MODE 0x21 +#define CMD_SET_GAMMA 0x26 +#define CMD_BLANK_DISPLAY 0x28 +#define CMD_ON_DISPLAY 0x29 +#define CMD_SET_COLUMN 0x2A +#define CMD_SET_PAGE 0x2B +#define CMD_WR_MEMSTART 0x2C +#define CMD_RD_MEMSTART 0x2E +#define CMD_SET_PARTIAL_AREA 0x30 +#define CMD_SET_SCROLL_AREA 0x33 +#define CMD_SET_TEAR_OFF 0x34 /**< synchronization information is + not sent from the display */ +#define CMD_SET_TEAR_ON 0x35 /**< sync. information is sent from + the display */ +#define CMD_SET_ADDR_MODE 0x36 /**< set from buffer read order to the + display panel */ +#define CMD_SET_SCROLL_START 0x37 +#define CMD_EXIT_IDLE_MODE 0x38 +#define CMD_ENT_IDLE_MODE 0x39 +#define CMD_SET_PIXEL_FORMAT 0x3A /**< defines how many bits per pixel + are used */ +#define CMD_WR_MEM_AUTO 0x3C +#define CMD_RD_MEM_AUTO 0x3E +#define CMD_SET_TEAR_SCANLINE 0x44 +#define CMD_GET_SCANLINE 0x45 +#define CMD_RD_DDB_START 0xA1 +#define CMD_RD_DDB_AUTO 0xA8 +#define CMD_SET_PANEL_MODE 0xB0 +#define CMD_GET_PANEL_MODE 0xB1 +#define CMD_SET_HOR_PERIOD 0xB4 +#define CMD_GET_HOR_PERIOD 0xB5 +#define CMD_SET_VER_PERIOD 0xB6 +#define CMD_GET_VER_PERIOD 0xB7 +#define CMD_SET_GPIO_CONF 0xB8 +#define CMD_GET_GPIO_CONF 0xB9 +#define CMD_SET_GPIO_VAL 0xBA +#define CMD_GET_GPIO_STATUS 0xBB +#define CMD_SET_POST_PROC 0xBC +#define CMD_GET_POST_PROC 0xBD +#define CMD_SET_PWM_CONF 0xBE +#define CMD_GET_PWM_CONF 0xBF +#define CMD_SET_LCD_GEN0 0xC0 +#define CMD_GET_LCD_GEN0 0xC1 +#define CMD_SET_LCD_GEN1 0xC2 +#define CMD_GET_LCD_GEN1 0xC3 +#define CMD_SET_LCD_GEN2 0xC4 +#define CMD_GET_LCD_GEN2 0xC5 +#define CMD_SET_LCD_GEN3 0xC6 +#define CMD_GET_LCD_GEN3 0xC7 +#define CMD_SET_GPIO0_ROP 0xC8 +#define CMD_GET_GPIO0_ROP 0xC9 +#define CMD_SET_GPIO1_ROP 0xCA +#define CMD_GET_GPIO1_ROP 0xCB +#define CMD_SET_GPIO2_ROP 0xCC +#define CMD_GET_GPIO2_ROP 0xCD +#define CMD_SET_GPIO3_ROP 0xCE +#define CMD_GET_GPIO3_ROP 0xCF +#define CMD_SET_ABC_DBC_CONF 0xD0 +#define CMD_GET_ABC_DBC_CONF 0xD1 +#define CMD_SET_DBC_HISTO_PTR 0xD2 +#define CMD_GET_DBC_HISTO_PTR 0xD3 +#define CMD_SET_DBC_THRES 0xD4 +#define CMD_GET_DBC_THRES 0xD5 +#define CMD_SET_ABM_TMR 0xD6 +#define CMD_GET_ABM_TMR 0xD7 +#define CMD_SET_AMB_LVL0 0xD8 +#define CMD_GET_AMB_LVL0 0xD9 +#define CMD_SET_AMB_LVL1 0xDA +#define CMD_GET_AMB_LVL1 0xDB +#define CMD_SET_AMB_LVL2 0xDC +#define CMD_GET_AMB_LVL2 0xDD +#define CMD_SET_AMB_LVL3 0xDE +#define CMD_GET_AMB_LVL3 0xDF +#define CMD_PLL_START 0xE0 /**< start the PLL */ +#define CMD_PLL_STOP 0xE1 /**< disable the PLL */ +#define CMD_SET_PLL_MN 0xE2 +#define CMD_GET_PLL_MN 0xE3 +#define CMD_GET_PLL_STATUS 0xE4 /**< get the current PLL status */ +#define CMD_ENT_DEEP_SLEEP 0xE5 +#define CMD_SET_PCLK 0xE6 /**< set pixel clock (LSHIFT signal) + frequency */ +#define CMD_GET_PCLK 0xE7 /**< get pixel clock (LSHIFT signal) + freq. settings */ +#define CMD_SET_DATA_INTERFACE 0xF0 +#define CMD_GET_DATA_INTERFACE 0xF1 + +#define SSD1963_PDI_8BIT 0 +#define SSD1963_PDI_12BIT 1 +#define SSD1963_PDI_16BIT 2 +#define SSD1963_PDI_16BIT565 3 +#define SSD1963_PDI_18BIT 4 +#define SSD1963_PDI_24BIT 5 +#define SSD1963_PDI_9BIT 6 + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + * @} + */ + +#endif /* __SSD1963_CMD_H__ */ diff --git a/libs/BSP/ssd1963_lld.h b/libs/BSP/ssd1963_lld.h new file mode 100644 index 0000000..cfd299d --- /dev/null +++ b/libs/BSP/ssd1963_lld.h @@ -0,0 +1,144 @@ +#ifndef __SSD1963_LLD_H__ +#define __SSD1963_LLD_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup CARME_LCD + * @{ + * @addtogroup CARME_LCD_CTRL + * @{ + * + * @file ssd1963_lld.h + * @version 1.0 + * @date 2012-10-10 + * @author rct1 + * + * @brief Low level driver for the SSD1963 Graphic-Controller. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Standard integer formats */ +#include + +/*----- Macros -------------------------------------------------------------*/ +/** + * @brief SSD1963 command and data register base address. + */ +#define GL_LCD_BASE (FSMC_LCD_SSD1963_BASE) + +/** + * @brief SSD1963 command and data register. + */ +#define GL_LCD ((SSD1963_T *) (GL_LCD_BASE)) + +/*----- Data types ---------------------------------------------------------*/ +/** + * @struct _SSD1963_T + * @typedef SSD1963_T + * @brief SSD1963 command and data register structure. + */ +typedef struct _SSD1963_T { + __IO uint16_t CMD; + __IO uint16_t DATA; +} SSD1963_T; + +/*----- Function prototypes ------------------------------------------------*/ +void SSD1963_LLD_Init(void); + +/*----- Data ---------------------------------------------------------------*/ + +/*----- Implementation -----------------------------------------------------*/ +/** + * @brief Write command to display controller. + * @param[in] cmd command to write. + */ +static inline void SSD1963_WriteCommand(uint16_t cmd) { + GL_LCD->CMD = cmd; +} + +/** + * @brief Write data to display controller. + * @param[in] data ram data to write. + */ +static inline void SSD1963_WriteData(uint16_t data) { + GL_LCD->DATA = data; +} + +/** + * @brief Read data from the display controller. + * @return 16 Bit value + */ +static inline uint16_t SSD1963_ReadData(void) { + return GL_LCD->DATA; +} + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + * @} + */ + +#endif /* __SSD1963_LLD_H__ */ diff --git a/libs/BSP/stm32f4_sdio_sd.h b/libs/BSP/stm32f4_sdio_sd.h new file mode 100644 index 0000000..1cff2a8 --- /dev/null +++ b/libs/BSP/stm32f4_sdio_sd.h @@ -0,0 +1,370 @@ +/** + ****************************************************************************** + * @file stm32f4_sdio_sd.h + * @author MCD Application Team + * @version V1.0.2 + * @date 05-March-2012 + * @brief This file contains all the functions prototypes for the SD Card + * stm324xg_eval_sdio_sd driver firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2012 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4_SDIO_SD_H__ +#define __STM32F4_SDIO_SD_H__ + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4_sdio_sd_lld.h" + +/** @addtogroup FatFs + * @{ + */ + +/** @addtogroup CARME_SDIO_SD + * @{ + */ + +typedef enum +{ +/** + * @brief SDIO specific error defines + */ + SD_CMD_CRC_FAIL = (1), /*!< Command response received (but CRC check failed) */ + SD_DATA_CRC_FAIL = (2), /*!< Data bock sent/received (CRC check Failed) */ + SD_CMD_RSP_TIMEOUT = (3), /*!< Command response timeout */ + SD_DATA_TIMEOUT = (4), /*!< Data time out */ + SD_TX_UNDERRUN = (5), /*!< Transmit FIFO under-run */ + SD_RX_OVERRUN = (6), /*!< Receive FIFO over-run */ + SD_START_BIT_ERR = (7), /*!< Start bit not detected on all data signals in widE bus mode */ + SD_CMD_OUT_OF_RANGE = (8), /*!< CMD's argument was out of range.*/ + SD_ADDR_MISALIGNED = (9), /*!< Misaligned address */ + SD_BLOCK_LEN_ERR = (10), /*!< Transferred block length is not allowed for the card or the number of transferred bytes does not match the block length */ + SD_ERASE_SEQ_ERR = (11), /*!< An error in the sequence of erase command occurs.*/ + SD_BAD_ERASE_PARAM = (12), /*!< An Invalid selection for erase groups */ + SD_WRITE_PROT_VIOLATION = (13), /*!< Attempt to program a write protect block */ + SD_LOCK_UNLOCK_FAILED = (14), /*!< Sequence or password error has been detected in unlock command or if there was an attempt to access a locked card */ + SD_COM_CRC_FAILED = (15), /*!< CRC check of the previous command failed */ + SD_ILLEGAL_CMD = (16), /*!< Command is not legal for the card state */ + SD_CARD_ECC_FAILED = (17), /*!< Card internal ECC was applied but failed to correct the data */ + SD_CC_ERROR = (18), /*!< Internal card controller error */ + SD_GENERAL_UNKNOWN_ERROR = (19), /*!< General or Unknown error */ + SD_STREAM_READ_UNDERRUN = (20), /*!< The card could not sustain data transfer in stream read operation. */ + SD_STREAM_WRITE_OVERRUN = (21), /*!< The card could not sustain data programming in stream mode */ + SD_CID_CSD_OVERWRITE = (22), /*!< CID/CSD overwrite error */ + SD_WP_ERASE_SKIP = (23), /*!< only partial address space was erased */ + SD_CARD_ECC_DISABLED = (24), /*!< Command has been executed without using internal ECC */ + SD_ERASE_RESET = (25), /*!< Erase sequence was cleared before executing because an out of erase sequence command was received */ + SD_AKE_SEQ_ERROR = (26), /*!< Error in sequence of authentication. */ + SD_INVALID_VOLTRANGE = (27), + SD_ADDR_OUT_OF_RANGE = (28), + SD_SWITCH_ERROR = (29), + SD_SDIO_DISABLED = (30), + SD_SDIO_FUNCTION_BUSY = (31), + SD_SDIO_FUNCTION_FAILED = (32), + SD_SDIO_UNKNOWN_FUNCTION = (33), + +/** + * @brief Standard error defines + */ + SD_INTERNAL_ERROR, + SD_NOT_CONFIGURED, + SD_REQUEST_PENDING, + SD_REQUEST_NOT_APPLICABLE, + SD_INVALID_PARAMETER, + SD_UNSUPPORTED_FEATURE, + SD_UNSUPPORTED_HW, + SD_ERROR, + SD_OK = 0 +} SD_Error; + +/** + * @brief SDIO Transfer state + */ +typedef enum +{ + SD_TRANSFER_OK = 0, + SD_TRANSFER_BUSY = 1, + SD_TRANSFER_ERROR +} SDTransferState; + +/** + * @brief SD Card States + */ +typedef enum +{ + SD_CARD_READY = ((uint32_t)0x00000001), + SD_CARD_IDENTIFICATION = ((uint32_t)0x00000002), + SD_CARD_STANDBY = ((uint32_t)0x00000003), + SD_CARD_TRANSFER = ((uint32_t)0x00000004), + SD_CARD_SENDING = ((uint32_t)0x00000005), + SD_CARD_RECEIVING = ((uint32_t)0x00000006), + SD_CARD_PROGRAMMING = ((uint32_t)0x00000007), + SD_CARD_DISCONNECTED = ((uint32_t)0x00000008), + SD_CARD_ERROR = ((uint32_t)0x000000FF) +}SDCardState; + + +/** + * @brief Card Specific Data: CSD Register + */ +typedef struct +{ + __IO uint8_t CSDStruct; /*!< CSD structure */ + __IO uint8_t SysSpecVersion; /*!< System specification version */ + __IO uint8_t Reserved1; /*!< Reserved */ + __IO uint8_t TAAC; /*!< Data read access-time 1 */ + __IO uint8_t NSAC; /*!< Data read access-time 2 in CLK cycles */ + __IO uint8_t MaxBusClkFrec; /*!< Max. bus clock frequency */ + __IO uint16_t CardComdClasses; /*!< Card command classes */ + __IO uint8_t RdBlockLen; /*!< Max. read data block length */ + __IO uint8_t PartBlockRead; /*!< Partial blocks for read allowed */ + __IO uint8_t WrBlockMisalign; /*!< Write block misalignment */ + __IO uint8_t RdBlockMisalign; /*!< Read block misalignment */ + __IO uint8_t DSRImpl; /*!< DSR implemented */ + __IO uint8_t Reserved2; /*!< Reserved */ + __IO uint32_t DeviceSize; /*!< Device Size */ + __IO uint8_t MaxRdCurrentVDDMin; /*!< Max. read current @ VDD min */ + __IO uint8_t MaxRdCurrentVDDMax; /*!< Max. read current @ VDD max */ + __IO uint8_t MaxWrCurrentVDDMin; /*!< Max. write current @ VDD min */ + __IO uint8_t MaxWrCurrentVDDMax; /*!< Max. write current @ VDD max */ + __IO uint8_t DeviceSizeMul; /*!< Device size multiplier */ + __IO uint8_t EraseGrSize; /*!< Erase group size */ + __IO uint8_t EraseGrMul; /*!< Erase group size multiplier */ + __IO uint8_t WrProtectGrSize; /*!< Write protect group size */ + __IO uint8_t WrProtectGrEnable; /*!< Write protect group enable */ + __IO uint8_t ManDeflECC; /*!< Manufacturer default ECC */ + __IO uint8_t WrSpeedFact; /*!< Write speed factor */ + __IO uint8_t MaxWrBlockLen; /*!< Max. write data block length */ + __IO uint8_t WriteBlockPaPartial; /*!< Partial blocks for write allowed */ + __IO uint8_t Reserved3; /*!< Reserded */ + __IO uint8_t ContentProtectAppli; /*!< Content protection application */ + __IO uint8_t FileFormatGrouop; /*!< File format group */ + __IO uint8_t CopyFlag; /*!< Copy flag (OTP) */ + __IO uint8_t PermWrProtect; /*!< Permanent write protection */ + __IO uint8_t TempWrProtect; /*!< Temporary write protection */ + __IO uint8_t FileFormat; /*!< File Format */ + __IO uint8_t ECC; /*!< ECC code */ + __IO uint8_t CSD_CRC; /*!< CSD CRC */ + __IO uint8_t Reserved4; /*!< always 1*/ +} SD_CSD; + +/** + * @brief Card Identification Data: CID Register + */ +typedef struct +{ + __IO uint8_t ManufacturerID; /*!< ManufacturerID */ + __IO uint16_t OEM_AppliID; /*!< OEM/Application ID */ + __IO uint32_t ProdName1; /*!< Product Name part1 */ + __IO uint8_t ProdName2; /*!< Product Name part2*/ + __IO uint8_t ProdRev; /*!< Product Revision */ + __IO uint32_t ProdSN; /*!< Product Serial Number */ + __IO uint8_t Reserved1; /*!< Reserved1 */ + __IO uint16_t ManufactDate; /*!< Manufacturing Date */ + __IO uint8_t CID_CRC; /*!< CID CRC */ + __IO uint8_t Reserved2; /*!< always 1 */ +} SD_CID; + +/** + * @brief SD Card Status + */ +typedef struct +{ + __IO uint8_t DAT_BUS_WIDTH; + __IO uint8_t SECURED_MODE; + __IO uint16_t SD_CARD_TYPE; + __IO uint32_t SIZE_OF_PROTECTED_AREA; + __IO uint8_t SPEED_CLASS; + __IO uint8_t PERFORMANCE_MOVE; + __IO uint8_t AU_SIZE; + __IO uint16_t ERASE_SIZE; + __IO uint8_t ERASE_TIMEOUT; + __IO uint8_t ERASE_OFFSET; +} SD_CardStatus; + + +/** + * @brief SD Card information + */ +typedef struct +{ + SD_CSD SD_csd; + SD_CID SD_cid; + uint64_t CardCapacity; /*!< Card Capacity */ + uint32_t CardBlockSize; /*!< Card Block Size */ + uint16_t RCA; + uint8_t CardType; +} SD_CardInfo; + +/** + * @brief SDIO Commands Index + */ +#define SD_CMD_GO_IDLE_STATE ((uint8_t)0) +#define SD_CMD_SEND_OP_COND ((uint8_t)1) +#define SD_CMD_ALL_SEND_CID ((uint8_t)2) +#define SD_CMD_SET_REL_ADDR ((uint8_t)3) /*!< SDIO_SEND_REL_ADDR for SD Card */ +#define SD_CMD_SET_DSR ((uint8_t)4) +#define SD_CMD_SDIO_SEN_OP_COND ((uint8_t)5) +#define SD_CMD_HS_SWITCH ((uint8_t)6) +#define SD_CMD_SEL_DESEL_CARD ((uint8_t)7) +#define SD_CMD_HS_SEND_EXT_CSD ((uint8_t)8) +#define SD_CMD_SEND_CSD ((uint8_t)9) +#define SD_CMD_SEND_CID ((uint8_t)10) +#define SD_CMD_READ_DAT_UNTIL_STOP ((uint8_t)11) /*!< SD Card doesn't support it */ +#define SD_CMD_STOP_TRANSMISSION ((uint8_t)12) +#define SD_CMD_SEND_STATUS ((uint8_t)13) +#define SD_CMD_HS_BUSTEST_READ ((uint8_t)14) +#define SD_CMD_GO_INACTIVE_STATE ((uint8_t)15) +#define SD_CMD_SET_BLOCKLEN ((uint8_t)16) +#define SD_CMD_READ_SINGLE_BLOCK ((uint8_t)17) +#define SD_CMD_READ_MULT_BLOCK ((uint8_t)18) +#define SD_CMD_HS_BUSTEST_WRITE ((uint8_t)19) +#define SD_CMD_WRITE_DAT_UNTIL_STOP ((uint8_t)20) /*!< SD Card doesn't support it */ +#define SD_CMD_SET_BLOCK_COUNT ((uint8_t)23) /*!< SD Card doesn't support it */ +#define SD_CMD_WRITE_SINGLE_BLOCK ((uint8_t)24) +#define SD_CMD_WRITE_MULT_BLOCK ((uint8_t)25) +#define SD_CMD_PROG_CID ((uint8_t)26) /*!< reserved for manufacturers */ +#define SD_CMD_PROG_CSD ((uint8_t)27) +#define SD_CMD_SET_WRITE_PROT ((uint8_t)28) +#define SD_CMD_CLR_WRITE_PROT ((uint8_t)29) +#define SD_CMD_SEND_WRITE_PROT ((uint8_t)30) +#define SD_CMD_SD_ERASE_GRP_START ((uint8_t)32) /*!< To set the address of the first write + block to be erased. (For SD card only) */ +#define SD_CMD_SD_ERASE_GRP_END ((uint8_t)33) /*!< To set the address of the last write block of the + continuous range to be erased. (For SD card only) */ +#define SD_CMD_ERASE_GRP_START ((uint8_t)35) /*!< To set the address of the first write block to be erased. + (For MMC card only spec 3.31) */ + +#define SD_CMD_ERASE_GRP_END ((uint8_t)36) /*!< To set the address of the last write block of the + continuous range to be erased. (For MMC card only spec 3.31) */ + +#define SD_CMD_ERASE ((uint8_t)38) +#define SD_CMD_FAST_IO ((uint8_t)39) /*!< SD Card doesn't support it */ +#define SD_CMD_GO_IRQ_STATE ((uint8_t)40) /*!< SD Card doesn't support it */ +#define SD_CMD_LOCK_UNLOCK ((uint8_t)42) +#define SD_CMD_APP_CMD ((uint8_t)55) +#define SD_CMD_GEN_CMD ((uint8_t)56) +#define SD_CMD_NO_CMD ((uint8_t)64) + +/** + * @brief Following commands are SD Card Specific commands. + * SDIO_APP_CMD should be sent before sending these commands. + */ +#define SD_CMD_APP_SD_SET_BUSWIDTH ((uint8_t)6) /*!< For SD Card only */ +#define SD_CMD_SD_APP_STAUS ((uint8_t)13) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS ((uint8_t)22) /*!< For SD Card only */ +#define SD_CMD_SD_APP_OP_COND ((uint8_t)41) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SET_CLR_CARD_DETECT ((uint8_t)42) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SEND_SCR ((uint8_t)51) /*!< For SD Card only */ +#define SD_CMD_SDIO_RW_DIRECT ((uint8_t)52) /*!< For SD I/O Card only */ +#define SD_CMD_SDIO_RW_EXTENDED ((uint8_t)53) /*!< For SD I/O Card only */ + +/** + * @brief Following commands are SD Card Specific security commands. + * SDIO_APP_CMD should be sent before sending these commands. + */ +#define SD_CMD_SD_APP_GET_MKB ((uint8_t)43) /*!< For SD Card only */ +#define SD_CMD_SD_APP_GET_MID ((uint8_t)44) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SET_CER_RN1 ((uint8_t)45) /*!< For SD Card only */ +#define SD_CMD_SD_APP_GET_CER_RN2 ((uint8_t)46) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SET_CER_RES2 ((uint8_t)47) /*!< For SD Card only */ +#define SD_CMD_SD_APP_GET_CER_RES1 ((uint8_t)48) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK ((uint8_t)18) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK ((uint8_t)25) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SECURE_ERASE ((uint8_t)38) /*!< For SD Card only */ +#define SD_CMD_SD_APP_CHANGE_SECURE_AREA ((uint8_t)49) /*!< For SD Card only */ +#define SD_CMD_SD_APP_SECURE_WRITE_MKB ((uint8_t)48) /*!< For SD Card only */ + +/* Uncomment the following line to select the SDIO Data transfer mode */ +#if !defined (SD_DMA_MODE) && !defined (SD_POLLING_MODE) +#define SD_DMA_MODE ((uint32_t)0x00000000) +/*#define SD_POLLING_MODE ((uint32_t)0x00000002)*/ +#endif + +/** + * @brief SD detection on its memory slot + */ +#define SD_PRESENT ((uint8_t)0x01) +#define SD_NOT_PRESENT ((uint8_t)0x00) + +/** + * @brief Supported SD Memory Cards + */ +#define SDIO_STD_CAPACITY_SD_CARD_V1_1 ((uint32_t)0x00000000) +#define SDIO_STD_CAPACITY_SD_CARD_V2_0 ((uint32_t)0x00000001) +#define SDIO_HIGH_CAPACITY_SD_CARD ((uint32_t)0x00000002) +#define SDIO_MULTIMEDIA_CARD ((uint32_t)0x00000003) +#define SDIO_SECURE_DIGITAL_IO_CARD ((uint32_t)0x00000004) +#define SDIO_HIGH_SPEED_MULTIMEDIA_CARD ((uint32_t)0x00000005) +#define SDIO_SECURE_DIGITAL_IO_COMBO_CARD ((uint32_t)0x00000006) +#define SDIO_HIGH_CAPACITY_MMC_CARD ((uint32_t)0x00000007) + + +extern SD_CardInfo SDCardInfo; + + + +void SD_DeInit(void); +SD_Error SD_Init(void); +SDTransferState SD_GetStatus(void); +SDCardState SD_GetState(void); +uint8_t SD_Detect(void); +SD_Error SD_PowerON(void); +SD_Error SD_PowerOFF(void); +SD_Error SD_InitializeCards(void); +SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo); +SD_Error SD_GetCardStatus(SD_CardStatus *cardstatus); +SD_Error SD_EnableWideBusOperation(uint32_t WideMode); +SD_Error SD_SelectDeselect(uint32_t addr); +SD_Error SD_ReadBlock(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize); +SD_Error SD_ReadMultiBlocks(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize, uint32_t NumberOfBlocks); +SD_Error SD_ReadMultiBlocksFIXED(uint8_t *readbuff, uint32_t ReadAddr, uint32_t BlockSize, uint32_t NumberOfBlocks); +SD_Error SD_WriteBlock(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize); +SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize, uint32_t NumberOfBlocks); +SD_Error SD_WriteMultiBlocksFIXED(uint8_t *writebuff, uint32_t WriteAddr, uint32_t BlockSize, uint32_t NumberOfBlocks); +SDTransferState SD_GetTransferState(void); +SD_Error SD_StopTransfer(void); +SD_Error SD_Erase(uint32_t startaddr, uint32_t endaddr); +SD_Error SD_SendStatus(uint32_t *pcardstatus); +SD_Error SD_SendSDStatus(uint32_t *psdstatus); +SD_Error SD_ProcessIRQSrc(void); +void SD_ProcessDMAIRQ(void); +SD_Error SD_WaitReadOperation(void); +SD_Error SD_WaitWriteOperation(void); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4_SDIO_SD_H__ */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4_sdio_sd_lld.h b/libs/BSP/stm32f4_sdio_sd_lld.h new file mode 100644 index 0000000..6cc01dd --- /dev/null +++ b/libs/BSP/stm32f4_sdio_sd_lld.h @@ -0,0 +1,90 @@ +#ifndef __STM32F4_SDIO_SD_LLD_H__ +#define __STM32F4_SDIO_SD_LLD_H__ +/** + ***************************************************************************** + * @addtogroup FatFs FatFs + * @{ + * @addtogroup CARME_SDIO_SD + * @{ + * @addtogroup CARME_SDIO_SD_LLD + * @{ + * + * @file stm32f4_sdio_sd_lld.h + * + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ----------------------------------------------------------------*/ +#include "stm32f4xx.h" + +#define SD_DETECT_USE 1 +#if SD_DETECT_USE +#define SD_DETECT_PIN GPIO_Pin_11 /**< SD detect port/pin */ +#define SD_DETECT_GPIO_PORT GPIOI /**< SD detect port/pin */ +#define SD_DETECT_GPIO_CLK RCC_AHB1Periph_GPIOI +#endif + +#define SDIO_FIFO_ADDRESS ((uint32_t)0x40012C80) +/** + * @brief SDIO Intialization Frequency (400KHz max) + */ +#define SDIO_INIT_CLK_DIV ((uint8_t)0x76) +/** + * @brief SDIO Data Transfer Frequency (25MHz max) + */ +#define SDIO_TRANSFER_CLK_DIV ((uint8_t)0x0) + +#define SD_SDIO_DMA DMA2 /**< DMA for SD SDIO */ +#define SD_SDIO_DMA_CLK RCC_AHB1Periph_DMA2 + +#define SD_SDIO_DMA_STREAM3 3 /**< DMA stream for SD SDIO */ +//#define SD_SDIO_DMA_STREAM6 6 /**< DMA stream for SD SDIO */ + +#ifdef SD_SDIO_DMA_STREAM3 +#define SD_SDIO_DMA_STREAM DMA2_Stream3 +#define SD_SDIO_DMA_CHANNEL DMA_Channel_4 +#define SD_SDIO_DMA_FLAG_FEIF DMA_FLAG_FEIF3 +#define SD_SDIO_DMA_FLAG_DMEIF DMA_FLAG_DMEIF3 +#define SD_SDIO_DMA_FLAG_TEIF DMA_FLAG_TEIF3 +#define SD_SDIO_DMA_FLAG_HTIF DMA_FLAG_HTIF3 +#define SD_SDIO_DMA_FLAG_TCIF DMA_FLAG_TCIF3 +#define SD_SDIO_DMA_IRQn DMA2_Stream3_IRQn +#define SD_SDIO_DMA_IRQHANDLER DMA2_Stream3_IRQHandler +#elif defined SD_SDIO_DMA_STREAM6 +#define SD_SDIO_DMA_STREAM DMA2_Stream6 +#define SD_SDIO_DMA_CHANNEL DMA_Channel_4 +#define SD_SDIO_DMA_FLAG_FEIF DMA_FLAG_FEIF6 +#define SD_SDIO_DMA_FLAG_DMEIF DMA_FLAG_DMEIF6 +#define SD_SDIO_DMA_FLAG_TEIF DMA_FLAG_TEIF6 +#define SD_SDIO_DMA_FLAG_HTIF DMA_FLAG_HTIF6 +#define SD_SDIO_DMA_FLAG_TCIF DMA_FLAG_TCIF6 +#define SD_SDIO_DMA_IRQn DMA2_Stream6_IRQn +#define SD_SDIO_DMA_IRQHANDLER DMA2_Stream6_IRQHandler +#endif /* SD_SDIO_DMA_STREAM3 */ + +void SD_LowLevel_DeInit(void); +void SD_LowLevel_Init(void); +void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize); +void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize); + +#ifdef __cplusplus +} +#endif + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* __STM32F4_SDIO_SD_LLD_H__ */ diff --git a/libs/BSP/stm32f4xx.h b/libs/BSP/stm32f4xx.h new file mode 100644 index 0000000..62bb2ac --- /dev/null +++ b/libs/BSP/stm32f4xx.h @@ -0,0 +1,9153 @@ +/** + ****************************************************************************** + * @file stm32f4xx.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief CMSIS Cortex-M4 Device Peripheral Access Layer Header File. + * This file contains all the peripheral register's definitions, bits + * definitions and memory mapping for STM32F4xx devices. + * + * The file is the unique include file that the application programmer + * is using in the C source code, usually in main.c. This file contains: + * - Configuration section that allows to select: + * - The device used in the target application + * - To use or not the peripheral?s drivers in application code(i.e. + * code will be based on direct access to peripheral?s registers + * rather than drivers API), this option is controlled by + * "#define USE_STDPERIPH_DRIVER" + * - To change few application-specific parameters such as the HSE + * crystal frequency + * - Data structures and the address mapping for all peripherals + * - Peripheral's registers declarations and bits definition + * - Macros to access peripheral?s registers hardware + * + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32f4xx + * @{ + */ + +#ifndef __STM32F4xx_H +#define __STM32F4xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Library_configuration_section + * @{ + */ + +/* Uncomment the line below according to the target STM32 device used in your + application + */ + +#if !defined (STM32F40_41xxx) && !defined (STM32F427_437xx) && !defined (STM32F429_439xx) && !defined (STM32F401xx) + #define STM32F40_41xxx /*!< STM32F405RG, STM32F405VG, STM32F405ZG, STM32F415RG, STM32F415VG, STM32F415ZG, + STM32F407VG, STM32F407VE, STM32F407ZG, STM32F407ZE, STM32F407IG, STM32F407IE, + STM32F417VG, STM32F417VE, STM32F417ZG, STM32F417ZE, STM32F417IG and STM32F417IE Devices */ + + /* #define STM32F427_437xx */ /*!< STM32F427VG, STM32F427VI, STM32F427ZG, STM32F427ZI, STM32F427IG, STM32F427II, + STM32F437VG, STM32F437VI, STM32F437ZG, STM32F437ZI, STM32F437IG, STM32F437II Devices */ + + /* #define STM32F429_439xx */ /*!< STM32F429VG, STM32F429VI, STM32F429ZG, STM32F429ZI, STM32F429BG, STM32F429BI, + STM32F429NG, STM32F439NI, STM32F429IG, STM32F429II, STM32F439VG, STM32F439VI, + STM32F439ZG, STM32F439ZI, STM32F439BG, STM32F439BI, STM32F439NG, STM32F439NI, + STM32F439IG and STM32F439II Devices */ + + /* #define STM32F401xx */ /*!< STM32F401CB, STM32F401CC, STM32F401RB, STM32F401RC, STM32F401VB, STM32F401VC + STM32F401CD, STM32F401RD, STM32F401VD, STM32F401CExx, STM32F401RE, STM32F401VE Devices */ + +#endif + +/* Old STM32F40XX definition, maintained for legacy purpose */ +#ifdef STM32F40XX + #define STM32F40_41xxx +#endif /* STM32F40XX */ + +/* Old STM32F427X definition, maintained for legacy purpose */ +#ifdef STM32F427X + #define STM32F427_437xx +#endif /* STM32F427X */ + +/* Tip: To avoid modifying this file each time you need to switch between these + devices, you can define the device in your toolchain compiler preprocessor. + */ + +#if !defined (STM32F40_41xxx) && !defined (STM32F427_437xx) && !defined (STM32F429_439xx) && !defined (STM32F401xx) + #error "Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)" +#endif + +#if !defined (USE_STDPERIPH_DRIVER) +/** + * @brief Comment the line below if you will not use the peripherals drivers. + In this case, these drivers will not be included and the application code will + be based on direct access to peripherals registers + */ + #define USE_STDPERIPH_DRIVER +#endif /* USE_STDPERIPH_DRIVER */ + +/** + * @brief In the following line adjust the value of External High Speed oscillator (HSE) + used in your application + + Tip: To avoid modifying this file each time you need to use different HSE, you + can define the HSE value in your toolchain compiler preprocessor. + */ + +#if !defined (HSE_VALUE) + #define HSE_VALUE ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */ + +#endif /* HSE_VALUE */ + +/** + * @brief In the following line adjust the External High Speed oscillator (HSE) Startup + Timeout value + */ +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT ((uint16_t)0x05000) /*!< Time out for HSE start up */ +#endif /* HSE_STARTUP_TIMEOUT */ + +#if !defined (HSI_VALUE) + #define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief STM32F4XX Standard Peripherals Library version number V1.3.0 + */ +#define __STM32F4XX_STDPERIPH_VERSION_MAIN (0x01) /*!< [31:24] main version */ +#define __STM32F4XX_STDPERIPH_VERSION_SUB1 (0x03) /*!< [23:16] sub1 version */ +#define __STM32F4XX_STDPERIPH_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */ +#define __STM32F4XX_STDPERIPH_VERSION_RC (0x00) /*!< [7:0] release candidate */ +#define __STM32F4XX_STDPERIPH_VERSION ((__STM32F4XX_STDPERIPH_VERSION_MAIN << 24)\ + |(__STM32F4XX_STDPERIPH_VERSION_SUB1 << 16)\ + |(__STM32F4XX_STDPERIPH_VERSION_SUB2 << 8)\ + |(__STM32F4XX_STDPERIPH_VERSION_RC)) + +/** + * @} + */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ + +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 0x0001 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 1 /*!< STM32F4XX provides an MPU */ +#define __NVIC_PRIO_BITS 4 /*!< STM32F4XX uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1 /*!< FPU present */ + +/** + * @brief STM32F4XX Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */ +/****** STM32 specific Interrupt Numbers **********************************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */ + TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */ + FLASH_IRQn = 4, /*!< FLASH global Interrupt */ + RCC_IRQn = 5, /*!< RCC global Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ + DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */ + DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */ + DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */ + DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */ + DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */ + DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */ + DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */ + ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */ + +#if defined (STM32F40_41xxx) + CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */ + CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */ + CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ + CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ + EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ + TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */ + TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */ + TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ + TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ + I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ + I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ + I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ + SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ + USART1_IRQn = 37, /*!< USART1 global Interrupt */ + USART2_IRQn = 38, /*!< USART2 global Interrupt */ + USART3_IRQn = 39, /*!< USART3 global Interrupt */ + EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ + OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */ + TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */ + TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */ + TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ + TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ + DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ + FSMC_IRQn = 48, /*!< FSMC global Interrupt */ + SDIO_IRQn = 49, /*!< SDIO global Interrupt */ + TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ + SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ + UART4_IRQn = 52, /*!< UART4 global Interrupt */ + UART5_IRQn = 53, /*!< UART5 global Interrupt */ + TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */ + TIM7_IRQn = 55, /*!< TIM7 global interrupt */ + DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ + DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ + DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ + DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ + DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ + ETH_IRQn = 61, /*!< Ethernet global Interrupt */ + ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */ + CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */ + CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */ + CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */ + CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */ + OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ + DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ + DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ + DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ + USART6_IRQn = 71, /*!< USART6 global interrupt */ + I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ + I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ + OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */ + OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */ + OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */ + OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */ + DCMI_IRQn = 78, /*!< DCMI global interrupt */ + CRYP_IRQn = 79, /*!< CRYP crypto global interrupt */ + HASH_RNG_IRQn = 80, /*!< Hash and Rng global interrupt */ + FPU_IRQn = 81 /*!< FPU global interrupt */ +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) + CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */ + CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */ + CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ + CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ + EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ + TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */ + TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */ + TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ + TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ + I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ + I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ + I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ + SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ + USART1_IRQn = 37, /*!< USART1 global Interrupt */ + USART2_IRQn = 38, /*!< USART2 global Interrupt */ + USART3_IRQn = 39, /*!< USART3 global Interrupt */ + EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ + OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */ + TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */ + TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */ + TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ + TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ + DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ + FMC_IRQn = 48, /*!< FMC global Interrupt */ + SDIO_IRQn = 49, /*!< SDIO global Interrupt */ + TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ + SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ + UART4_IRQn = 52, /*!< UART4 global Interrupt */ + UART5_IRQn = 53, /*!< UART5 global Interrupt */ + TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */ + TIM7_IRQn = 55, /*!< TIM7 global interrupt */ + DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ + DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ + DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ + DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ + DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ + ETH_IRQn = 61, /*!< Ethernet global Interrupt */ + ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */ + CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */ + CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */ + CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */ + CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */ + OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ + DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ + DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ + DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ + USART6_IRQn = 71, /*!< USART6 global interrupt */ + I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ + I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ + OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */ + OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */ + OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */ + OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */ + DCMI_IRQn = 78, /*!< DCMI global interrupt */ + CRYP_IRQn = 79, /*!< CRYP crypto global interrupt */ + HASH_RNG_IRQn = 80, /*!< Hash and Rng global interrupt */ + FPU_IRQn = 81, /*!< FPU global interrupt */ + UART7_IRQn = 82, /*!< UART7 global interrupt */ + UART8_IRQn = 83, /*!< UART8 global interrupt */ + SPI4_IRQn = 84, /*!< SPI4 global Interrupt */ + SPI5_IRQn = 85, /*!< SPI5 global Interrupt */ + SPI6_IRQn = 86, /*!< SPI6 global Interrupt */ + SAI1_IRQn = 87, /*!< SAI1 global Interrupt */ + DMA2D_IRQn = 90 /*!< DMA2D global Interrupt */ +#endif /* STM32F427_437xx */ + +#if defined (STM32F429_439xx) + CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */ + CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */ + CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ + CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ + EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ + TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */ + TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */ + TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ + TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ + I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ + I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ + I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ + SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ + USART1_IRQn = 37, /*!< USART1 global Interrupt */ + USART2_IRQn = 38, /*!< USART2 global Interrupt */ + USART3_IRQn = 39, /*!< USART3 global Interrupt */ + EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ + OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */ + TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */ + TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */ + TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ + TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */ + DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ + FMC_IRQn = 48, /*!< FMC global Interrupt */ + SDIO_IRQn = 49, /*!< SDIO global Interrupt */ + TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ + SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ + UART4_IRQn = 52, /*!< UART4 global Interrupt */ + UART5_IRQn = 53, /*!< UART5 global Interrupt */ + TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */ + TIM7_IRQn = 55, /*!< TIM7 global interrupt */ + DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ + DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ + DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ + DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ + DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ + ETH_IRQn = 61, /*!< Ethernet global Interrupt */ + ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */ + CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */ + CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */ + CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */ + CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */ + OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ + DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ + DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ + DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ + USART6_IRQn = 71, /*!< USART6 global interrupt */ + I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ + I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ + OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */ + OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */ + OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */ + OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */ + DCMI_IRQn = 78, /*!< DCMI global interrupt */ + CRYP_IRQn = 79, /*!< CRYP crypto global interrupt */ + HASH_RNG_IRQn = 80, /*!< Hash and Rng global interrupt */ + FPU_IRQn = 81, /*!< FPU global interrupt */ + UART7_IRQn = 82, /*!< UART7 global interrupt */ + UART8_IRQn = 83, /*!< UART8 global interrupt */ + SPI4_IRQn = 84, /*!< SPI4 global Interrupt */ + SPI5_IRQn = 85, /*!< SPI5 global Interrupt */ + SPI6_IRQn = 86, /*!< SPI6 global Interrupt */ + SAI1_IRQn = 87, /*!< SAI1 global Interrupt */ + LTDC_IRQn = 88, /*!< LTDC global Interrupt */ + LTDC_ER_IRQn = 89, /*!< LTDC Error global Interrupt */ + DMA2D_IRQn = 90 /*!< DMA2D global Interrupt */ +#endif /* STM32F429_439xx */ + +#if defined (STM32F401xx) + EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ + TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */ + TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */ + TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ + TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ + TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ + I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ + I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ + I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ + SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ + SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ + USART1_IRQn = 37, /*!< USART1 global Interrupt */ + USART2_IRQn = 38, /*!< USART2 global Interrupt */ + EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ + OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */ + DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ + SDIO_IRQn = 49, /*!< SDIO global Interrupt */ + TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ + SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ + DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ + DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ + DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ + DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ + DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ + OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ + DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ + DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ + DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ + USART6_IRQn = 71, /*!< USART6 global interrupt */ + I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ + I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ + FPU_IRQn = 81, /*!< FPU global interrupt */ + SPI4_IRQn = 84 /*!< SPI4 global Interrupt */ +#endif /* STM32F401xx */ + +} IRQn_Type; + +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32f4xx.h" +#include + +/** @addtogroup Exported_types + * @{ + */ +/*!< STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */ +typedef int32_t s32; +typedef int16_t s16; +typedef int8_t s8; + +typedef const int32_t sc32; /*!< Read Only */ +typedef const int16_t sc16; /*!< Read Only */ +typedef const int8_t sc8; /*!< Read Only */ + +typedef __IO int32_t vs32; +typedef __IO int16_t vs16; +typedef __IO int8_t vs8; + +typedef __I int32_t vsc32; /*!< Read Only */ +typedef __I int16_t vsc16; /*!< Read Only */ +typedef __I int8_t vsc8; /*!< Read Only */ + +typedef uint32_t u32; +typedef uint16_t u16; +typedef uint8_t u8; + +typedef const uint32_t uc32; /*!< Read Only */ +typedef const uint16_t uc16; /*!< Read Only */ +typedef const uint8_t uc8; /*!< Read Only */ + +typedef __IO uint32_t vu32; +typedef __IO uint16_t vu16; +typedef __IO uint8_t vu8; + +typedef __I uint32_t vuc32; /*!< Read Only */ +typedef __I uint16_t vuc16; /*!< Read Only */ +typedef __I uint8_t vuc8; /*!< Read Only */ + +typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus; + +typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState; +#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) + +typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus; + +/** + * @} + */ + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ + +typedef struct +{ + __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */ + __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */ + __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */ + __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */ + __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */ + __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */ + __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */ + __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */ + __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */ + __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */ + __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */ + __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */ + __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */ + __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/ + __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */ + __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */ + __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */ + __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */ + __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */ + __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CDR; /*!< ADC common regular data register for dual + AND triple modes, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + + +/** + * @brief Controller Area Network TxMailBox + */ + +typedef struct +{ + __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */ + __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */ + __IO uint32_t TDLR; /*!< CAN mailbox data low register */ + __IO uint32_t TDHR; /*!< CAN mailbox data high register */ +} CAN_TxMailBox_TypeDef; + +/** + * @brief Controller Area Network FIFOMailBox + */ + +typedef struct +{ + __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */ + __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */ + __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */ + __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */ +} CAN_FIFOMailBox_TypeDef; + +/** + * @brief Controller Area Network FilterRegister + */ + +typedef struct +{ + __IO uint32_t FR1; /*!< CAN Filter bank register 1 */ + __IO uint32_t FR2; /*!< CAN Filter bank register 1 */ +} CAN_FilterRegister_TypeDef; + +/** + * @brief Controller Area Network + */ + +typedef struct +{ + __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */ + __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */ + __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */ + __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */ + __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */ + __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */ + __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */ + __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */ + uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */ + CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */ + CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */ + uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */ + __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */ + __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */ + uint32_t RESERVED2; /*!< Reserved, 0x208 */ + __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */ + uint32_t RESERVED3; /*!< Reserved, 0x210 */ + __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */ + uint32_t RESERVED4; /*!< Reserved, 0x218 */ + __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */ + uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */ + CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */ +} CAN_TypeDef; + +/** + * @brief CRC calculation unit + */ + +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + uint8_t RESERVED0; /*!< Reserved, 0x05 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ +} CRC_TypeDef; + +/** + * @brief Digital to Analog Converter + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ + +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ + __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ +}DBGMCU_TypeDef; + +/** + * @brief DCMI + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */ + __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */ + __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */ + __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */ + __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */ + __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */ + __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */ + __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */ + __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */ + __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */ + __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */ +} DCMI_TypeDef; + +/** + * @brief DMA Controller + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DMA stream x configuration register */ + __IO uint32_t NDTR; /*!< DMA stream x number of data register */ + __IO uint32_t PAR; /*!< DMA stream x peripheral address register */ + __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */ + __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */ + __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ +} DMA_Stream_TypeDef; + +typedef struct +{ + __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ + __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */ + __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */ + __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */ +} DMA_TypeDef; + +/** + * @brief DMA2D Controller + */ + +typedef struct +{ + __IO uint32_t CR; /*!< DMA2D Control Register, Address offset: 0x00 */ + __IO uint32_t ISR; /*!< DMA2D Interrupt Status Register, Address offset: 0x04 */ + __IO uint32_t IFCR; /*!< DMA2D Interrupt Flag Clear Register, Address offset: 0x08 */ + __IO uint32_t FGMAR; /*!< DMA2D Foreground Memory Address Register, Address offset: 0x0C */ + __IO uint32_t FGOR; /*!< DMA2D Foreground Offset Register, Address offset: 0x10 */ + __IO uint32_t BGMAR; /*!< DMA2D Background Memory Address Register, Address offset: 0x14 */ + __IO uint32_t BGOR; /*!< DMA2D Background Offset Register, Address offset: 0x18 */ + __IO uint32_t FGPFCCR; /*!< DMA2D Foreground PFC Control Register, Address offset: 0x1C */ + __IO uint32_t FGCOLR; /*!< DMA2D Foreground Color Register, Address offset: 0x20 */ + __IO uint32_t BGPFCCR; /*!< DMA2D Background PFC Control Register, Address offset: 0x24 */ + __IO uint32_t BGCOLR; /*!< DMA2D Background Color Register, Address offset: 0x28 */ + __IO uint32_t FGCMAR; /*!< DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C */ + __IO uint32_t BGCMAR; /*!< DMA2D Background CLUT Memory Address Register, Address offset: 0x30 */ + __IO uint32_t OPFCCR; /*!< DMA2D Output PFC Control Register, Address offset: 0x34 */ + __IO uint32_t OCOLR; /*!< DMA2D Output Color Register, Address offset: 0x38 */ + __IO uint32_t OMAR; /*!< DMA2D Output Memory Address Register, Address offset: 0x3C */ + __IO uint32_t OOR; /*!< DMA2D Output Offset Register, Address offset: 0x40 */ + __IO uint32_t NLR; /*!< DMA2D Number of Line Register, Address offset: 0x44 */ + __IO uint32_t LWR; /*!< DMA2D Line Watermark Register, Address offset: 0x48 */ + __IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C */ + uint32_t RESERVED[236]; /*!< Reserved, 0x50-0x3FF */ + __IO uint32_t FGCLUT[256]; /*!< DMA2D Foreground CLUT, Address offset:400-7FF */ + __IO uint32_t BGCLUT[256]; /*!< DMA2D Background CLUT, Address offset:800-BFF */ +} DMA2D_TypeDef; + +/** + * @brief Ethernet MAC + */ + +typedef struct +{ + __IO uint32_t MACCR; + __IO uint32_t MACFFR; + __IO uint32_t MACHTHR; + __IO uint32_t MACHTLR; + __IO uint32_t MACMIIAR; + __IO uint32_t MACMIIDR; + __IO uint32_t MACFCR; + __IO uint32_t MACVLANTR; /* 8 */ + uint32_t RESERVED0[2]; + __IO uint32_t MACRWUFFR; /* 11 */ + __IO uint32_t MACPMTCSR; + uint32_t RESERVED1[2]; + __IO uint32_t MACSR; /* 15 */ + __IO uint32_t MACIMR; + __IO uint32_t MACA0HR; + __IO uint32_t MACA0LR; + __IO uint32_t MACA1HR; + __IO uint32_t MACA1LR; + __IO uint32_t MACA2HR; + __IO uint32_t MACA2LR; + __IO uint32_t MACA3HR; + __IO uint32_t MACA3LR; /* 24 */ + uint32_t RESERVED2[40]; + __IO uint32_t MMCCR; /* 65 */ + __IO uint32_t MMCRIR; + __IO uint32_t MMCTIR; + __IO uint32_t MMCRIMR; + __IO uint32_t MMCTIMR; /* 69 */ + uint32_t RESERVED3[14]; + __IO uint32_t MMCTGFSCCR; /* 84 */ + __IO uint32_t MMCTGFMSCCR; + uint32_t RESERVED4[5]; + __IO uint32_t MMCTGFCR; + uint32_t RESERVED5[10]; + __IO uint32_t MMCRFCECR; + __IO uint32_t MMCRFAECR; + uint32_t RESERVED6[10]; + __IO uint32_t MMCRGUFCR; + uint32_t RESERVED7[334]; + __IO uint32_t PTPTSCR; + __IO uint32_t PTPSSIR; + __IO uint32_t PTPTSHR; + __IO uint32_t PTPTSLR; + __IO uint32_t PTPTSHUR; + __IO uint32_t PTPTSLUR; + __IO uint32_t PTPTSAR; + __IO uint32_t PTPTTHR; + __IO uint32_t PTPTTLR; + __IO uint32_t RESERVED8; + __IO uint32_t PTPTSSR; + uint32_t RESERVED9[565]; + __IO uint32_t DMABMR; + __IO uint32_t DMATPDR; + __IO uint32_t DMARPDR; + __IO uint32_t DMARDLAR; + __IO uint32_t DMATDLAR; + __IO uint32_t DMASR; + __IO uint32_t DMAOMR; + __IO uint32_t DMAIER; + __IO uint32_t DMAMFBOCR; + __IO uint32_t DMARSWTR; + uint32_t RESERVED10[8]; + __IO uint32_t DMACHTDR; + __IO uint32_t DMACHRDR; + __IO uint32_t DMACHTBAR; + __IO uint32_t DMACHRBAR; +} ETH_TypeDef; + +/** + * @brief External Interrupt/Event Controller + */ + +typedef struct +{ + __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */ + __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */ + __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */ + __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */ + __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */ + __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ + +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */ + __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */ + __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */ + __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */ + __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */ +} FLASH_TypeDef; + +#if defined (STM32F40_41xxx) +/** + * @brief Flexible Static Memory Controller + */ + +typedef struct +{ + __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */ +} FSMC_Bank1_TypeDef; + +/** + * @brief Flexible Static Memory Controller Bank1E + */ + +typedef struct +{ + __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */ +} FSMC_Bank1E_TypeDef; + +/** + * @brief Flexible Static Memory Controller Bank2 + */ + +typedef struct +{ + __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */ + __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */ + __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */ + __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */ + uint32_t RESERVED0; /*!< Reserved, 0x70 */ + __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */ +} FSMC_Bank2_TypeDef; + +/** + * @brief Flexible Static Memory Controller Bank3 + */ + +typedef struct +{ + __IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */ + __IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */ + __IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */ + __IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */ + uint32_t RESERVED0; /*!< Reserved, 0x90 */ + __IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */ +} FSMC_Bank3_TypeDef; + +/** + * @brief Flexible Static Memory Controller Bank4 + */ + +typedef struct +{ + __IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */ + __IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */ + __IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */ + __IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */ + __IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */ +} FSMC_Bank4_TypeDef; +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +/** + * @brief Flexible Memory Controller + */ + +typedef struct +{ + __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */ +} FMC_Bank1_TypeDef; + +/** + * @brief Flexible Memory Controller Bank1E + */ + +typedef struct +{ + __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */ +} FMC_Bank1E_TypeDef; + +/** + * @brief Flexible Memory Controller Bank2 + */ + +typedef struct +{ + __IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */ + __IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */ + __IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */ + __IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */ + uint32_t RESERVED0; /*!< Reserved, 0x70 */ + __IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */ +} FMC_Bank2_TypeDef; + +/** + * @brief Flexible Memory Controller Bank3 + */ + +typedef struct +{ + __IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */ + __IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */ + __IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */ + __IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */ + uint32_t RESERVED0; /*!< Reserved, 0x90 */ + __IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */ +} FMC_Bank3_TypeDef; + +/** + * @brief Flexible Memory Controller Bank4 + */ + +typedef struct +{ + __IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */ + __IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */ + __IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */ + __IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */ + __IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */ +} FMC_Bank4_TypeDef; + +/** + * @brief Flexible Memory Controller Bank5_6 + */ + +typedef struct +{ + __IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */ + __IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */ + __IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */ + __IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */ + __IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */ +} FMC_Bank5_6_TypeDef; +#endif /* STM32F427_437xx || STM32F429_439xx */ + +/** + * @brief General Purpose I/O + */ + +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint16_t BSRRL; /*!< GPIO port bit set/reset low register, Address offset: 0x18 */ + __IO uint16_t BSRRH; /*!< GPIO port bit set/reset high register, Address offset: 0x1A */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ +} GPIO_TypeDef; + +/** + * @brief System configuration controller + */ + +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */ + __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ + __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */ +} SYSCFG_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ + +typedef struct +{ + __IO uint16_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + uint16_t RESERVED0; /*!< Reserved, 0x02 */ + __IO uint16_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint16_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */ + uint16_t RESERVED2; /*!< Reserved, 0x0A */ + __IO uint16_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */ + uint16_t RESERVED3; /*!< Reserved, 0x0E */ + __IO uint16_t DR; /*!< I2C Data register, Address offset: 0x10 */ + uint16_t RESERVED4; /*!< Reserved, 0x12 */ + __IO uint16_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */ + uint16_t RESERVED5; /*!< Reserved, 0x16 */ + __IO uint16_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */ + uint16_t RESERVED6; /*!< Reserved, 0x1A */ + __IO uint16_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */ + uint16_t RESERVED7; /*!< Reserved, 0x1E */ + __IO uint16_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */ + uint16_t RESERVED8; /*!< Reserved, 0x22 */ + __IO uint16_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */ + uint16_t RESERVED9; /*!< Reserved, 0x26 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ + +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ +} IWDG_TypeDef; + +/** + * @brief LCD-TFT Display Controller + */ + +typedef struct +{ + uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */ + __IO uint32_t SSCR; /*!< LTDC Synchronization Size Configuration Register, Address offset: 0x08 */ + __IO uint32_t BPCR; /*!< LTDC Back Porch Configuration Register, Address offset: 0x0C */ + __IO uint32_t AWCR; /*!< LTDC Active Width Configuration Register, Address offset: 0x10 */ + __IO uint32_t TWCR; /*!< LTDC Total Width Configuration Register, Address offset: 0x14 */ + __IO uint32_t GCR; /*!< LTDC Global Control Register, Address offset: 0x18 */ + uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */ + __IO uint32_t SRCR; /*!< LTDC Shadow Reload Configuration Register, Address offset: 0x24 */ + uint32_t RESERVED2[1]; /*!< Reserved, 0x28 */ + __IO uint32_t BCCR; /*!< LTDC Background Color Configuration Register, Address offset: 0x2C */ + uint32_t RESERVED3[1]; /*!< Reserved, 0x30 */ + __IO uint32_t IER; /*!< LTDC Interrupt Enable Register, Address offset: 0x34 */ + __IO uint32_t ISR; /*!< LTDC Interrupt Status Register, Address offset: 0x38 */ + __IO uint32_t ICR; /*!< LTDC Interrupt Clear Register, Address offset: 0x3C */ + __IO uint32_t LIPCR; /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */ + __IO uint32_t CPSR; /*!< LTDC Current Position Status Register, Address offset: 0x44 */ + __IO uint32_t CDSR; /*!< LTDC Current Display Status Register, Address offset: 0x48 */ +} LTDC_TypeDef; + +/** + * @brief LCD-TFT Display layer x Controller + */ + +typedef struct +{ + __IO uint32_t CR; /*!< LTDC Layerx Control Register Address offset: 0x84 */ + __IO uint32_t WHPCR; /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */ + __IO uint32_t WVPCR; /*!< LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C */ + __IO uint32_t CKCR; /*!< LTDC Layerx Color Keying Configuration Register Address offset: 0x90 */ + __IO uint32_t PFCR; /*!< LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 */ + __IO uint32_t CACR; /*!< LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 */ + __IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Address offset: 0x9C */ + __IO uint32_t BFCR; /*!< LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 */ + uint32_t RESERVED0[2]; /*!< Reserved */ + __IO uint32_t CFBAR; /*!< LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC */ + __IO uint32_t CFBLR; /*!< LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 */ + __IO uint32_t CFBLNR; /*!< LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 */ + uint32_t RESERVED1[3]; /*!< Reserved */ + __IO uint32_t CLUTWR; /*!< LTDC Layerx CLUT Write Register Address offset: 0x144 */ + +} LTDC_Layer_TypeDef; + +/** + * @brief Power Control + */ + +typedef struct +{ + __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ + __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ + +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ + __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */ + __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved, 0x1C */ + __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ + uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved, 0x3C */ + __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */ + uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */ + __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */ + __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */ + __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */ + uint32_t RESERVED4; /*!< Reserved, 0x5C */ + __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */ + __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */ + uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */ + __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */ + __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */ + uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */ + __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */ + __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */ + __IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */ + __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */ + +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ + +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */ + uint32_t RESERVED7; /*!< Reserved, 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ +} RTC_TypeDef; + + +/** + * @brief Serial Audio Interface + */ + +typedef struct +{ + __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */ +} SAI_TypeDef; + +typedef struct +{ + __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */ + __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */ + __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */ + __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */ + __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */ + __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */ +} SAI_Block_TypeDef; + +/** + * @brief SD host Interface + */ + +typedef struct +{ + __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */ + __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */ + __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */ + __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */ + __I uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */ + __I uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */ + __I uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */ + __I uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */ + __I uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */ + __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */ + __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */ + __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */ + __I uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */ + __I uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */ + __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */ + __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */ + uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */ + __I uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */ + __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */ +} SDIO_TypeDef; + +/** + * @brief Serial Peripheral Interface + */ + +typedef struct +{ + __IO uint16_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */ + uint16_t RESERVED0; /*!< Reserved, 0x02 */ + __IO uint16_t CR2; /*!< SPI control register 2, Address offset: 0x04 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint16_t SR; /*!< SPI status register, Address offset: 0x08 */ + uint16_t RESERVED2; /*!< Reserved, 0x0A */ + __IO uint16_t DR; /*!< SPI data register, Address offset: 0x0C */ + uint16_t RESERVED3; /*!< Reserved, 0x0E */ + __IO uint16_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + uint16_t RESERVED4; /*!< Reserved, 0x12 */ + __IO uint16_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */ + uint16_t RESERVED5; /*!< Reserved, 0x16 */ + __IO uint16_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */ + uint16_t RESERVED6; /*!< Reserved, 0x1A */ + __IO uint16_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + uint16_t RESERVED7; /*!< Reserved, 0x1E */ + __IO uint16_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ + uint16_t RESERVED8; /*!< Reserved, 0x22 */ +} SPI_TypeDef; + +/** + * @brief TIM + */ + +typedef struct +{ + __IO uint16_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + uint16_t RESERVED0; /*!< Reserved, 0x02 */ + __IO uint16_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint16_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + uint16_t RESERVED2; /*!< Reserved, 0x0A */ + __IO uint16_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + uint16_t RESERVED3; /*!< Reserved, 0x0E */ + __IO uint16_t SR; /*!< TIM status register, Address offset: 0x10 */ + uint16_t RESERVED4; /*!< Reserved, 0x12 */ + __IO uint16_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + uint16_t RESERVED5; /*!< Reserved, 0x16 */ + __IO uint16_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + uint16_t RESERVED6; /*!< Reserved, 0x1A */ + __IO uint16_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + uint16_t RESERVED7; /*!< Reserved, 0x1E */ + __IO uint16_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + uint16_t RESERVED8; /*!< Reserved, 0x22 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint16_t PSC; /*!< TIM prescaler, Address offset: 0x28 */ + uint16_t RESERVED9; /*!< Reserved, 0x2A */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint16_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + uint16_t RESERVED10; /*!< Reserved, 0x32 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint16_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + uint16_t RESERVED11; /*!< Reserved, 0x46 */ + __IO uint16_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + uint16_t RESERVED12; /*!< Reserved, 0x4A */ + __IO uint16_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + uint16_t RESERVED13; /*!< Reserved, 0x4E */ + __IO uint16_t OR; /*!< TIM option register, Address offset: 0x50 */ + uint16_t RESERVED14; /*!< Reserved, 0x52 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ + +typedef struct +{ + __IO uint16_t SR; /*!< USART Status register, Address offset: 0x00 */ + uint16_t RESERVED0; /*!< Reserved, 0x02 */ + __IO uint16_t DR; /*!< USART Data register, Address offset: 0x04 */ + uint16_t RESERVED1; /*!< Reserved, 0x06 */ + __IO uint16_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */ + uint16_t RESERVED2; /*!< Reserved, 0x0A */ + __IO uint16_t CR1; /*!< USART Control register 1, Address offset: 0x0C */ + uint16_t RESERVED3; /*!< Reserved, 0x0E */ + __IO uint16_t CR2; /*!< USART Control register 2, Address offset: 0x10 */ + uint16_t RESERVED4; /*!< Reserved, 0x12 */ + __IO uint16_t CR3; /*!< USART Control register 3, Address offset: 0x14 */ + uint16_t RESERVED5; /*!< Reserved, 0x16 */ + __IO uint16_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */ + uint16_t RESERVED6; /*!< Reserved, 0x1A */ +} USART_TypeDef; + +/** + * @brief Window WATCHDOG + */ + +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + +/** + * @brief Crypto Processor + */ + +typedef struct +{ + __IO uint32_t CR; /*!< CRYP control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< CRYP status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< CRYP data input register, Address offset: 0x08 */ + __IO uint32_t DOUT; /*!< CRYP data output register, Address offset: 0x0C */ + __IO uint32_t DMACR; /*!< CRYP DMA control register, Address offset: 0x10 */ + __IO uint32_t IMSCR; /*!< CRYP interrupt mask set/clear register, Address offset: 0x14 */ + __IO uint32_t RISR; /*!< CRYP raw interrupt status register, Address offset: 0x18 */ + __IO uint32_t MISR; /*!< CRYP masked interrupt status register, Address offset: 0x1C */ + __IO uint32_t K0LR; /*!< CRYP key left register 0, Address offset: 0x20 */ + __IO uint32_t K0RR; /*!< CRYP key right register 0, Address offset: 0x24 */ + __IO uint32_t K1LR; /*!< CRYP key left register 1, Address offset: 0x28 */ + __IO uint32_t K1RR; /*!< CRYP key right register 1, Address offset: 0x2C */ + __IO uint32_t K2LR; /*!< CRYP key left register 2, Address offset: 0x30 */ + __IO uint32_t K2RR; /*!< CRYP key right register 2, Address offset: 0x34 */ + __IO uint32_t K3LR; /*!< CRYP key left register 3, Address offset: 0x38 */ + __IO uint32_t K3RR; /*!< CRYP key right register 3, Address offset: 0x3C */ + __IO uint32_t IV0LR; /*!< CRYP initialization vector left-word register 0, Address offset: 0x40 */ + __IO uint32_t IV0RR; /*!< CRYP initialization vector right-word register 0, Address offset: 0x44 */ + __IO uint32_t IV1LR; /*!< CRYP initialization vector left-word register 1, Address offset: 0x48 */ + __IO uint32_t IV1RR; /*!< CRYP initialization vector right-word register 1, Address offset: 0x4C */ + __IO uint32_t CSGCMCCM0R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 */ + __IO uint32_t CSGCMCCM1R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 */ + __IO uint32_t CSGCMCCM2R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 */ + __IO uint32_t CSGCMCCM3R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C */ + __IO uint32_t CSGCMCCM4R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 */ + __IO uint32_t CSGCMCCM5R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 */ + __IO uint32_t CSGCMCCM6R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 */ + __IO uint32_t CSGCMCCM7R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C */ + __IO uint32_t CSGCM0R; /*!< CRYP GCM/GMAC context swap register 0, Address offset: 0x70 */ + __IO uint32_t CSGCM1R; /*!< CRYP GCM/GMAC context swap register 1, Address offset: 0x74 */ + __IO uint32_t CSGCM2R; /*!< CRYP GCM/GMAC context swap register 2, Address offset: 0x78 */ + __IO uint32_t CSGCM3R; /*!< CRYP GCM/GMAC context swap register 3, Address offset: 0x7C */ + __IO uint32_t CSGCM4R; /*!< CRYP GCM/GMAC context swap register 4, Address offset: 0x80 */ + __IO uint32_t CSGCM5R; /*!< CRYP GCM/GMAC context swap register 5, Address offset: 0x84 */ + __IO uint32_t CSGCM6R; /*!< CRYP GCM/GMAC context swap register 6, Address offset: 0x88 */ + __IO uint32_t CSGCM7R; /*!< CRYP GCM/GMAC context swap register 7, Address offset: 0x8C */ +} CRYP_TypeDef; + +/** + * @brief HASH + */ + +typedef struct +{ + __IO uint32_t CR; /*!< HASH control register, Address offset: 0x00 */ + __IO uint32_t DIN; /*!< HASH data input register, Address offset: 0x04 */ + __IO uint32_t STR; /*!< HASH start register, Address offset: 0x08 */ + __IO uint32_t HR[5]; /*!< HASH digest registers, Address offset: 0x0C-0x1C */ + __IO uint32_t IMR; /*!< HASH interrupt enable register, Address offset: 0x20 */ + __IO uint32_t SR; /*!< HASH status register, Address offset: 0x24 */ + uint32_t RESERVED[52]; /*!< Reserved, 0x28-0xF4 */ + __IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */ +} HASH_TypeDef; + +/** + * @brief HASH_DIGEST + */ + +typedef struct +{ + __IO uint32_t HR[8]; /*!< HASH digest registers, Address offset: 0x310-0x32C */ +} HASH_DIGEST_TypeDef; + +/** + * @brief RNG + */ + +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH(up to 1 MB) base address in the alias region */ +#define CCMDATARAM_BASE ((uint32_t)0x10000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region */ +#define SRAM1_BASE ((uint32_t)0x20000000) /*!< SRAM1(112 KB) base address in the alias region */ +#define SRAM2_BASE ((uint32_t)0x2001C000) /*!< SRAM2(16 KB) base address in the alias region */ +#define SRAM3_BASE ((uint32_t)0x20020000) /*!< SRAM3(64 KB) base address in the alias region */ +#define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */ +#define BKPSRAM_BASE ((uint32_t)0x40024000) /*!< Backup SRAM(4 KB) base address in the alias region */ + +#if defined (STM32F40_41xxx) +#define FSMC_R_BASE ((uint32_t)0xA0000000) /*!< FSMC registers base address */ +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define FMC_R_BASE ((uint32_t)0xA0000000) /*!< FMC registers base address */ +#endif /* STM32F427_437xx || STM32F429_439xx */ + +#define CCMDATARAM_BB_BASE ((uint32_t)0x12000000) /*!< CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region */ +#define SRAM1_BB_BASE ((uint32_t)0x22000000) /*!< SRAM1(112 KB) base address in the bit-band region */ +#define SRAM2_BB_BASE ((uint32_t)0x2201C000) /*!< SRAM2(16 KB) base address in the bit-band region */ +#define SRAM3_BB_BASE ((uint32_t)0x22400000) /*!< SRAM3(64 KB) base address in the bit-band region */ +#define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */ +#define BKPSRAM_BB_BASE ((uint32_t)0x42024000) /*!< Backup SRAM(4 KB) base address in the bit-band region */ + +/* Legacy defines */ +#define SRAM_BASE SRAM1_BASE +#define SRAM_BB_BASE SRAM1_BB_BASE + + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x0000) +#define TIM3_BASE (APB1PERIPH_BASE + 0x0400) +#define TIM4_BASE (APB1PERIPH_BASE + 0x0800) +#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00) +#define TIM6_BASE (APB1PERIPH_BASE + 0x1000) +#define TIM7_BASE (APB1PERIPH_BASE + 0x1400) +#define TIM12_BASE (APB1PERIPH_BASE + 0x1800) +#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00) +#define TIM14_BASE (APB1PERIPH_BASE + 0x2000) +#define RTC_BASE (APB1PERIPH_BASE + 0x2800) +#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00) +#define IWDG_BASE (APB1PERIPH_BASE + 0x3000) +#define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400) +#define SPI2_BASE (APB1PERIPH_BASE + 0x3800) +#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00) +#define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000) +#define USART2_BASE (APB1PERIPH_BASE + 0x4400) +#define USART3_BASE (APB1PERIPH_BASE + 0x4800) +#define UART4_BASE (APB1PERIPH_BASE + 0x4C00) +#define UART5_BASE (APB1PERIPH_BASE + 0x5000) +#define I2C1_BASE (APB1PERIPH_BASE + 0x5400) +#define I2C2_BASE (APB1PERIPH_BASE + 0x5800) +#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00) +#define CAN1_BASE (APB1PERIPH_BASE + 0x6400) +#define CAN2_BASE (APB1PERIPH_BASE + 0x6800) +#define PWR_BASE (APB1PERIPH_BASE + 0x7000) +#define DAC_BASE (APB1PERIPH_BASE + 0x7400) +#define UART7_BASE (APB1PERIPH_BASE + 0x7800) +#define UART8_BASE (APB1PERIPH_BASE + 0x7C00) + +/*!< APB2 peripherals */ +#define TIM1_BASE (APB2PERIPH_BASE + 0x0000) +#define TIM8_BASE (APB2PERIPH_BASE + 0x0400) +#define USART1_BASE (APB2PERIPH_BASE + 0x1000) +#define USART6_BASE (APB2PERIPH_BASE + 0x1400) +#define ADC1_BASE (APB2PERIPH_BASE + 0x2000) +#define ADC2_BASE (APB2PERIPH_BASE + 0x2100) +#define ADC3_BASE (APB2PERIPH_BASE + 0x2200) +#define ADC_BASE (APB2PERIPH_BASE + 0x2300) +#define SDIO_BASE (APB2PERIPH_BASE + 0x2C00) +#define SPI1_BASE (APB2PERIPH_BASE + 0x3000) +#define SPI4_BASE (APB2PERIPH_BASE + 0x3400) +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800) +#define EXTI_BASE (APB2PERIPH_BASE + 0x3C00) +#define TIM9_BASE (APB2PERIPH_BASE + 0x4000) +#define TIM10_BASE (APB2PERIPH_BASE + 0x4400) +#define TIM11_BASE (APB2PERIPH_BASE + 0x4800) +#define SPI5_BASE (APB2PERIPH_BASE + 0x5000) +#define SPI6_BASE (APB2PERIPH_BASE + 0x5400) +#define SAI1_BASE (APB2PERIPH_BASE + 0x5800) +#define SAI1_Block_A_BASE (SAI1_BASE + 0x004) +#define SAI1_Block_B_BASE (SAI1_BASE + 0x024) +#define LTDC_BASE (APB2PERIPH_BASE + 0x6800) +#define LTDC_Layer1_BASE (LTDC_BASE + 0x84) +#define LTDC_Layer2_BASE (LTDC_BASE + 0x104) + +/*!< AHB1 peripherals */ +#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000) +#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400) +#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800) +#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00) +#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000) +#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400) +#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800) +#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00) +#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000) +#define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400) +#define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800) +#define CRC_BASE (AHB1PERIPH_BASE + 0x3000) +#define RCC_BASE (AHB1PERIPH_BASE + 0x3800) +#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00) +#define DMA1_BASE (AHB1PERIPH_BASE + 0x6000) +#define DMA1_Stream0_BASE (DMA1_BASE + 0x010) +#define DMA1_Stream1_BASE (DMA1_BASE + 0x028) +#define DMA1_Stream2_BASE (DMA1_BASE + 0x040) +#define DMA1_Stream3_BASE (DMA1_BASE + 0x058) +#define DMA1_Stream4_BASE (DMA1_BASE + 0x070) +#define DMA1_Stream5_BASE (DMA1_BASE + 0x088) +#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0) +#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8) +#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400) +#define DMA2_Stream0_BASE (DMA2_BASE + 0x010) +#define DMA2_Stream1_BASE (DMA2_BASE + 0x028) +#define DMA2_Stream2_BASE (DMA2_BASE + 0x040) +#define DMA2_Stream3_BASE (DMA2_BASE + 0x058) +#define DMA2_Stream4_BASE (DMA2_BASE + 0x070) +#define DMA2_Stream5_BASE (DMA2_BASE + 0x088) +#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0) +#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8) +#define ETH_BASE (AHB1PERIPH_BASE + 0x8000) +#define ETH_MAC_BASE (ETH_BASE) +#define ETH_MMC_BASE (ETH_BASE + 0x0100) +#define ETH_PTP_BASE (ETH_BASE + 0x0700) +#define ETH_DMA_BASE (ETH_BASE + 0x1000) +#define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000) + +/*!< AHB2 peripherals */ +#define DCMI_BASE (AHB2PERIPH_BASE + 0x50000) +#define CRYP_BASE (AHB2PERIPH_BASE + 0x60000) +#define HASH_BASE (AHB2PERIPH_BASE + 0x60400) +#define HASH_DIGEST_BASE (AHB2PERIPH_BASE + 0x60710) +#define RNG_BASE (AHB2PERIPH_BASE + 0x60800) + +#if defined (STM32F40_41xxx) +/*!< FSMC Bankx registers base address */ +#define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000) +#define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104) +#define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060) +#define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080) +#define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +/*!< FMC Bankx registers base address */ +#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000) +#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104) +#define FMC_Bank2_R_BASE (FMC_R_BASE + 0x0060) +#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080) +#define FMC_Bank4_R_BASE (FMC_R_BASE + 0x00A0) +#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +/* Debug MCU registers base address */ +#define DBGMCU_BASE ((uint32_t )0xE0042000) + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM4 ((TIM_TypeDef *) TIM4_BASE) +#define TIM5 ((TIM_TypeDef *) TIM5_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM12 ((TIM_TypeDef *) TIM12_BASE) +#define TIM13 ((TIM_TypeDef *) TIM13_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define SPI3 ((SPI_TypeDef *) SPI3_BASE) +#define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define USART3 ((USART_TypeDef *) USART3_BASE) +#define UART4 ((USART_TypeDef *) UART4_BASE) +#define UART5 ((USART_TypeDef *) UART5_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define I2C3 ((I2C_TypeDef *) I2C3_BASE) +#define CAN1 ((CAN_TypeDef *) CAN1_BASE) +#define CAN2 ((CAN_TypeDef *) CAN2_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define DAC ((DAC_TypeDef *) DAC_BASE) +#define UART7 ((USART_TypeDef *) UART7_BASE) +#define UART8 ((USART_TypeDef *) UART8_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define TIM8 ((TIM_TypeDef *) TIM8_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define USART6 ((USART_TypeDef *) USART6_BASE) +#define ADC ((ADC_Common_TypeDef *) ADC_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC2 ((ADC_TypeDef *) ADC2_BASE) +#define ADC3 ((ADC_TypeDef *) ADC3_BASE) +#define SDIO ((SDIO_TypeDef *) SDIO_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define SPI4 ((SPI_TypeDef *) SPI4_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define TIM9 ((TIM_TypeDef *) TIM9_BASE) +#define TIM10 ((TIM_TypeDef *) TIM10_BASE) +#define TIM11 ((TIM_TypeDef *) TIM11_BASE) +#define SPI5 ((SPI_TypeDef *) SPI5_BASE) +#define SPI6 ((SPI_TypeDef *) SPI6_BASE) +#define SAI1 ((SAI_TypeDef *) SAI1_BASE) +#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) +#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) +#define LTDC ((LTDC_TypeDef *)LTDC_BASE) +#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE) +#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) +#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE) +#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE) +#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) +#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) +#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) +#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) +#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) +#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) +#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) +#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) +#define DMA2 ((DMA_TypeDef *) DMA2_BASE) +#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) +#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) +#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) +#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) +#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) +#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) +#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) +#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) +#define ETH ((ETH_TypeDef *) ETH_BASE) +#define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE) +#define DCMI ((DCMI_TypeDef *) DCMI_BASE) +#define CRYP ((CRYP_TypeDef *) CRYP_BASE) +#define HASH ((HASH_TypeDef *) HASH_BASE) +#define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE) +#define RNG ((RNG_TypeDef *) RNG_BASE) + +#if defined (STM32F40_41xxx) +#define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE) +#define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE) +#define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE) +#define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE) +#define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) +#define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) +#define FMC_Bank2 ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE) +#define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) +#define FMC_Bank4 ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE) +#define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers_Bits_Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_SR register ********************/ +#define ADC_SR_AWD ((uint8_t)0x01) /*!
© COPYRIGHT 2013 STMicroelectronics
+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_ADC_H +#define __STM32F4xx_ADC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup ADC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief ADC Init structure definition + */ +typedef struct +{ + uint32_t ADC_Resolution; /*!< Configures the ADC resolution dual mode. + This parameter can be a value of @ref ADC_resolution */ + FunctionalState ADC_ScanConvMode; /*!< Specifies whether the conversion + is performed in Scan (multichannels) + or Single (one channel) mode. + This parameter can be set to ENABLE or DISABLE */ + FunctionalState ADC_ContinuousConvMode; /*!< Specifies whether the conversion + is performed in Continuous or Single mode. + This parameter can be set to ENABLE or DISABLE. */ + uint32_t ADC_ExternalTrigConvEdge; /*!< Select the external trigger edge and + enable the trigger of a regular group. + This parameter can be a value of + @ref ADC_external_trigger_edge_for_regular_channels_conversion */ + uint32_t ADC_ExternalTrigConv; /*!< Select the external event used to trigger + the start of conversion of a regular group. + This parameter can be a value of + @ref ADC_extrenal_trigger_sources_for_regular_channels_conversion */ + uint32_t ADC_DataAlign; /*!< Specifies whether the ADC data alignment + is left or right. This parameter can be + a value of @ref ADC_data_align */ + uint8_t ADC_NbrOfConversion; /*!< Specifies the number of ADC conversions + that will be done using the sequencer for + regular channel group. + This parameter must range from 1 to 16. */ +}ADC_InitTypeDef; + +/** + * @brief ADC Common Init structure definition + */ +typedef struct +{ + uint32_t ADC_Mode; /*!< Configures the ADC to operate in + independent or multi mode. + This parameter can be a value of @ref ADC_Common_mode */ + uint32_t ADC_Prescaler; /*!< Select the frequency of the clock + to the ADC. The clock is common for all the ADCs. + This parameter can be a value of @ref ADC_Prescaler */ + uint32_t ADC_DMAAccessMode; /*!< Configures the Direct memory access + mode for multi ADC mode. + This parameter can be a value of + @ref ADC_Direct_memory_access_mode_for_multi_mode */ + uint32_t ADC_TwoSamplingDelay; /*!< Configures the Delay between 2 sampling phases. + This parameter can be a value of + @ref ADC_delay_between_2_sampling_phases */ + +}ADC_CommonInitTypeDef; + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Constants + * @{ + */ +#define IS_ADC_ALL_PERIPH(PERIPH) (((PERIPH) == ADC1) || \ + ((PERIPH) == ADC2) || \ + ((PERIPH) == ADC3)) + +/** @defgroup ADC_Common_mode + * @{ + */ +#define ADC_Mode_Independent ((uint32_t)0x00000000) +#define ADC_DualMode_RegSimult_InjecSimult ((uint32_t)0x00000001) +#define ADC_DualMode_RegSimult_AlterTrig ((uint32_t)0x00000002) +#define ADC_DualMode_InjecSimult ((uint32_t)0x00000005) +#define ADC_DualMode_RegSimult ((uint32_t)0x00000006) +#define ADC_DualMode_Interl ((uint32_t)0x00000007) +#define ADC_DualMode_AlterTrig ((uint32_t)0x00000009) +#define ADC_TripleMode_RegSimult_InjecSimult ((uint32_t)0x00000011) +#define ADC_TripleMode_RegSimult_AlterTrig ((uint32_t)0x00000012) +#define ADC_TripleMode_InjecSimult ((uint32_t)0x00000015) +#define ADC_TripleMode_RegSimult ((uint32_t)0x00000016) +#define ADC_TripleMode_Interl ((uint32_t)0x00000017) +#define ADC_TripleMode_AlterTrig ((uint32_t)0x00000019) +#define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || \ + ((MODE) == ADC_DualMode_RegSimult_InjecSimult) || \ + ((MODE) == ADC_DualMode_RegSimult_AlterTrig) || \ + ((MODE) == ADC_DualMode_InjecSimult) || \ + ((MODE) == ADC_DualMode_RegSimult) || \ + ((MODE) == ADC_DualMode_Interl) || \ + ((MODE) == ADC_DualMode_AlterTrig) || \ + ((MODE) == ADC_TripleMode_RegSimult_InjecSimult) || \ + ((MODE) == ADC_TripleMode_RegSimult_AlterTrig) || \ + ((MODE) == ADC_TripleMode_InjecSimult) || \ + ((MODE) == ADC_TripleMode_RegSimult) || \ + ((MODE) == ADC_TripleMode_Interl) || \ + ((MODE) == ADC_TripleMode_AlterTrig)) +/** + * @} + */ + + +/** @defgroup ADC_Prescaler + * @{ + */ +#define ADC_Prescaler_Div2 ((uint32_t)0x00000000) +#define ADC_Prescaler_Div4 ((uint32_t)0x00010000) +#define ADC_Prescaler_Div6 ((uint32_t)0x00020000) +#define ADC_Prescaler_Div8 ((uint32_t)0x00030000) +#define IS_ADC_PRESCALER(PRESCALER) (((PRESCALER) == ADC_Prescaler_Div2) || \ + ((PRESCALER) == ADC_Prescaler_Div4) || \ + ((PRESCALER) == ADC_Prescaler_Div6) || \ + ((PRESCALER) == ADC_Prescaler_Div8)) +/** + * @} + */ + + +/** @defgroup ADC_Direct_memory_access_mode_for_multi_mode + * @{ + */ +#define ADC_DMAAccessMode_Disabled ((uint32_t)0x00000000) /* DMA mode disabled */ +#define ADC_DMAAccessMode_1 ((uint32_t)0x00004000) /* DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/ +#define ADC_DMAAccessMode_2 ((uint32_t)0x00008000) /* DMA mode 2 enabled (2 / 3 half-words by pairs - 2&1 then 1&3 then 3&2)*/ +#define ADC_DMAAccessMode_3 ((uint32_t)0x0000C000) /* DMA mode 3 enabled (2 / 3 bytes by pairs - 2&1 then 1&3 then 3&2) */ +#define IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAAccessMode_Disabled) || \ + ((MODE) == ADC_DMAAccessMode_1) || \ + ((MODE) == ADC_DMAAccessMode_2) || \ + ((MODE) == ADC_DMAAccessMode_3)) + +/** + * @} + */ + + +/** @defgroup ADC_delay_between_2_sampling_phases + * @{ + */ +#define ADC_TwoSamplingDelay_5Cycles ((uint32_t)0x00000000) +#define ADC_TwoSamplingDelay_6Cycles ((uint32_t)0x00000100) +#define ADC_TwoSamplingDelay_7Cycles ((uint32_t)0x00000200) +#define ADC_TwoSamplingDelay_8Cycles ((uint32_t)0x00000300) +#define ADC_TwoSamplingDelay_9Cycles ((uint32_t)0x00000400) +#define ADC_TwoSamplingDelay_10Cycles ((uint32_t)0x00000500) +#define ADC_TwoSamplingDelay_11Cycles ((uint32_t)0x00000600) +#define ADC_TwoSamplingDelay_12Cycles ((uint32_t)0x00000700) +#define ADC_TwoSamplingDelay_13Cycles ((uint32_t)0x00000800) +#define ADC_TwoSamplingDelay_14Cycles ((uint32_t)0x00000900) +#define ADC_TwoSamplingDelay_15Cycles ((uint32_t)0x00000A00) +#define ADC_TwoSamplingDelay_16Cycles ((uint32_t)0x00000B00) +#define ADC_TwoSamplingDelay_17Cycles ((uint32_t)0x00000C00) +#define ADC_TwoSamplingDelay_18Cycles ((uint32_t)0x00000D00) +#define ADC_TwoSamplingDelay_19Cycles ((uint32_t)0x00000E00) +#define ADC_TwoSamplingDelay_20Cycles ((uint32_t)0x00000F00) +#define IS_ADC_SAMPLING_DELAY(DELAY) (((DELAY) == ADC_TwoSamplingDelay_5Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_6Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_7Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_8Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_9Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_10Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_11Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_12Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_13Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_14Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_15Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_16Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_17Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_18Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_19Cycles) || \ + ((DELAY) == ADC_TwoSamplingDelay_20Cycles)) + +/** + * @} + */ + + +/** @defgroup ADC_resolution + * @{ + */ +#define ADC_Resolution_12b ((uint32_t)0x00000000) +#define ADC_Resolution_10b ((uint32_t)0x01000000) +#define ADC_Resolution_8b ((uint32_t)0x02000000) +#define ADC_Resolution_6b ((uint32_t)0x03000000) +#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_Resolution_12b) || \ + ((RESOLUTION) == ADC_Resolution_10b) || \ + ((RESOLUTION) == ADC_Resolution_8b) || \ + ((RESOLUTION) == ADC_Resolution_6b)) + +/** + * @} + */ + + +/** @defgroup ADC_external_trigger_edge_for_regular_channels_conversion + * @{ + */ +#define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000) +#define ADC_ExternalTrigConvEdge_Rising ((uint32_t)0x10000000) +#define ADC_ExternalTrigConvEdge_Falling ((uint32_t)0x20000000) +#define ADC_ExternalTrigConvEdge_RisingFalling ((uint32_t)0x30000000) +#define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigConvEdge_None) || \ + ((EDGE) == ADC_ExternalTrigConvEdge_Rising) || \ + ((EDGE) == ADC_ExternalTrigConvEdge_Falling) || \ + ((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling)) +/** + * @} + */ + + +/** @defgroup ADC_extrenal_trigger_sources_for_regular_channels_conversion + * @{ + */ +#define ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000) +#define ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x01000000) +#define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x02000000) +#define ADC_ExternalTrigConv_T2_CC2 ((uint32_t)0x03000000) +#define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x04000000) +#define ADC_ExternalTrigConv_T2_CC4 ((uint32_t)0x05000000) +#define ADC_ExternalTrigConv_T2_TRGO ((uint32_t)0x06000000) +#define ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x07000000) +#define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x08000000) +#define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x09000000) +#define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x0A000000) +#define ADC_ExternalTrigConv_T5_CC2 ((uint32_t)0x0B000000) +#define ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x0C000000) +#define ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x0D000000) +#define ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x0E000000) +#define ADC_ExternalTrigConv_Ext_IT11 ((uint32_t)0x0F000000) +#define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T2_CC4) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T2_TRGO) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T5_CC2) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || \ + ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || \ + ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11)) +/** + * @} + */ + + +/** @defgroup ADC_data_align + * @{ + */ +#define ADC_DataAlign_Right ((uint32_t)0x00000000) +#define ADC_DataAlign_Left ((uint32_t)0x00000800) +#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \ + ((ALIGN) == ADC_DataAlign_Left)) +/** + * @} + */ + + +/** @defgroup ADC_channels + * @{ + */ +#define ADC_Channel_0 ((uint8_t)0x00) +#define ADC_Channel_1 ((uint8_t)0x01) +#define ADC_Channel_2 ((uint8_t)0x02) +#define ADC_Channel_3 ((uint8_t)0x03) +#define ADC_Channel_4 ((uint8_t)0x04) +#define ADC_Channel_5 ((uint8_t)0x05) +#define ADC_Channel_6 ((uint8_t)0x06) +#define ADC_Channel_7 ((uint8_t)0x07) +#define ADC_Channel_8 ((uint8_t)0x08) +#define ADC_Channel_9 ((uint8_t)0x09) +#define ADC_Channel_10 ((uint8_t)0x0A) +#define ADC_Channel_11 ((uint8_t)0x0B) +#define ADC_Channel_12 ((uint8_t)0x0C) +#define ADC_Channel_13 ((uint8_t)0x0D) +#define ADC_Channel_14 ((uint8_t)0x0E) +#define ADC_Channel_15 ((uint8_t)0x0F) +#define ADC_Channel_16 ((uint8_t)0x10) +#define ADC_Channel_17 ((uint8_t)0x11) +#define ADC_Channel_18 ((uint8_t)0x12) + +#if defined (STM32F40_41xxx) +#define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx) +#define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_18) +#endif /* STM32F427_437xx || STM32F429_439xx || STM32F401xx */ + +#define ADC_Channel_Vrefint ((uint8_t)ADC_Channel_17) +#define ADC_Channel_Vbat ((uint8_t)ADC_Channel_18) + +#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || \ + ((CHANNEL) == ADC_Channel_1) || \ + ((CHANNEL) == ADC_Channel_2) || \ + ((CHANNEL) == ADC_Channel_3) || \ + ((CHANNEL) == ADC_Channel_4) || \ + ((CHANNEL) == ADC_Channel_5) || \ + ((CHANNEL) == ADC_Channel_6) || \ + ((CHANNEL) == ADC_Channel_7) || \ + ((CHANNEL) == ADC_Channel_8) || \ + ((CHANNEL) == ADC_Channel_9) || \ + ((CHANNEL) == ADC_Channel_10) || \ + ((CHANNEL) == ADC_Channel_11) || \ + ((CHANNEL) == ADC_Channel_12) || \ + ((CHANNEL) == ADC_Channel_13) || \ + ((CHANNEL) == ADC_Channel_14) || \ + ((CHANNEL) == ADC_Channel_15) || \ + ((CHANNEL) == ADC_Channel_16) || \ + ((CHANNEL) == ADC_Channel_17) || \ + ((CHANNEL) == ADC_Channel_18)) +/** + * @} + */ + + +/** @defgroup ADC_sampling_times + * @{ + */ +#define ADC_SampleTime_3Cycles ((uint8_t)0x00) +#define ADC_SampleTime_15Cycles ((uint8_t)0x01) +#define ADC_SampleTime_28Cycles ((uint8_t)0x02) +#define ADC_SampleTime_56Cycles ((uint8_t)0x03) +#define ADC_SampleTime_84Cycles ((uint8_t)0x04) +#define ADC_SampleTime_112Cycles ((uint8_t)0x05) +#define ADC_SampleTime_144Cycles ((uint8_t)0x06) +#define ADC_SampleTime_480Cycles ((uint8_t)0x07) +#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_3Cycles) || \ + ((TIME) == ADC_SampleTime_15Cycles) || \ + ((TIME) == ADC_SampleTime_28Cycles) || \ + ((TIME) == ADC_SampleTime_56Cycles) || \ + ((TIME) == ADC_SampleTime_84Cycles) || \ + ((TIME) == ADC_SampleTime_112Cycles) || \ + ((TIME) == ADC_SampleTime_144Cycles) || \ + ((TIME) == ADC_SampleTime_480Cycles)) +/** + * @} + */ + + +/** @defgroup ADC_external_trigger_edge_for_injected_channels_conversion + * @{ + */ +#define ADC_ExternalTrigInjecConvEdge_None ((uint32_t)0x00000000) +#define ADC_ExternalTrigInjecConvEdge_Rising ((uint32_t)0x00100000) +#define ADC_ExternalTrigInjecConvEdge_Falling ((uint32_t)0x00200000) +#define ADC_ExternalTrigInjecConvEdge_RisingFalling ((uint32_t)0x00300000) +#define IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigInjecConvEdge_None) || \ + ((EDGE) == ADC_ExternalTrigInjecConvEdge_Rising) || \ + ((EDGE) == ADC_ExternalTrigInjecConvEdge_Falling) || \ + ((EDGE) == ADC_ExternalTrigInjecConvEdge_RisingFalling)) + +/** + * @} + */ + + +/** @defgroup ADC_extrenal_trigger_sources_for_injected_channels_conversion + * @{ + */ +#define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00000000) +#define ADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00010000) +#define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00020000) +#define ADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00030000) +#define ADC_ExternalTrigInjecConv_T3_CC2 ((uint32_t)0x00040000) +#define ADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00050000) +#define ADC_ExternalTrigInjecConv_T4_CC1 ((uint32_t)0x00060000) +#define ADC_ExternalTrigInjecConv_T4_CC2 ((uint32_t)0x00070000) +#define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00080000) +#define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00090000) +#define ADC_ExternalTrigInjecConv_T5_CC4 ((uint32_t)0x000A0000) +#define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x000B0000) +#define ADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x000C0000) +#define ADC_ExternalTrigInjecConv_T8_CC3 ((uint32_t)0x000D0000) +#define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x000E0000) +#define ADC_ExternalTrigInjecConv_Ext_IT15 ((uint32_t)0x000F0000) +#define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC2) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC1) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC2) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC3) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || \ + ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15)) +/** + * @} + */ + + +/** @defgroup ADC_injected_channel_selection + * @{ + */ +#define ADC_InjectedChannel_1 ((uint8_t)0x14) +#define ADC_InjectedChannel_2 ((uint8_t)0x18) +#define ADC_InjectedChannel_3 ((uint8_t)0x1C) +#define ADC_InjectedChannel_4 ((uint8_t)0x20) +#define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) || \ + ((CHANNEL) == ADC_InjectedChannel_2) || \ + ((CHANNEL) == ADC_InjectedChannel_3) || \ + ((CHANNEL) == ADC_InjectedChannel_4)) +/** + * @} + */ + + +/** @defgroup ADC_analog_watchdog_selection + * @{ + */ +#define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200) +#define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200) +#define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200) +#define ADC_AnalogWatchdog_AllRegEnable ((uint32_t)0x00800000) +#define ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000) +#define ADC_AnalogWatchdog_AllRegAllInjecEnable ((uint32_t)0x00C00000) +#define ADC_AnalogWatchdog_None ((uint32_t)0x00000000) +#define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || \ + ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || \ + ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || \ + ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || \ + ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || \ + ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \ + ((WATCHDOG) == ADC_AnalogWatchdog_None)) +/** + * @} + */ + + +/** @defgroup ADC_interrupts_definition + * @{ + */ +#define ADC_IT_EOC ((uint16_t)0x0205) +#define ADC_IT_AWD ((uint16_t)0x0106) +#define ADC_IT_JEOC ((uint16_t)0x0407) +#define ADC_IT_OVR ((uint16_t)0x201A) +#define IS_ADC_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || \ + ((IT) == ADC_IT_JEOC)|| ((IT) == ADC_IT_OVR)) +/** + * @} + */ + + +/** @defgroup ADC_flags_definition + * @{ + */ +#define ADC_FLAG_AWD ((uint8_t)0x01) +#define ADC_FLAG_EOC ((uint8_t)0x02) +#define ADC_FLAG_JEOC ((uint8_t)0x04) +#define ADC_FLAG_JSTRT ((uint8_t)0x08) +#define ADC_FLAG_STRT ((uint8_t)0x10) +#define ADC_FLAG_OVR ((uint8_t)0x20) + +#define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xC0) == 0x00) && ((FLAG) != 0x00)) +#define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || \ + ((FLAG) == ADC_FLAG_EOC) || \ + ((FLAG) == ADC_FLAG_JEOC) || \ + ((FLAG)== ADC_FLAG_JSTRT) || \ + ((FLAG) == ADC_FLAG_STRT) || \ + ((FLAG)== ADC_FLAG_OVR)) +/** + * @} + */ + + +/** @defgroup ADC_thresholds + * @{ + */ +#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF) +/** + * @} + */ + + +/** @defgroup ADC_injected_offset + * @{ + */ +#define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF) +/** + * @} + */ + + +/** @defgroup ADC_injected_length + * @{ + */ +#define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4)) +/** + * @} + */ + + +/** @defgroup ADC_injected_rank + * @{ + */ +#define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4)) +/** + * @} + */ + + +/** @defgroup ADC_regular_length + * @{ + */ +#define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10)) +/** + * @} + */ + + +/** @defgroup ADC_regular_rank + * @{ + */ +#define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10)) +/** + * @} + */ + + +/** @defgroup ADC_regular_discontinuous_mode_number + * @{ + */ +#define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8)) +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the ADC configuration to the default reset state *****/ +void ADC_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct); +void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct); +void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct); +void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct); +void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState); + +/* Analog Watchdog configuration functions ************************************/ +void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog); +void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,uint16_t LowThreshold); +void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel); + +/* Temperature Sensor, Vrefint and VBAT management functions ******************/ +void ADC_TempSensorVrefintCmd(FunctionalState NewState); +void ADC_VBATCmd(FunctionalState NewState); + +/* Regular Channels Configuration functions ***********************************/ +void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); +void ADC_SoftwareStartConv(ADC_TypeDef* ADCx); +FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx); +void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number); +void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx); +uint32_t ADC_GetMultiModeConversionValue(void); + +/* Regular Channels DMA Configuration functions *******************************/ +void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState); + +/* Injected channels Configuration functions **********************************/ +void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime); +void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length); +void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset); +void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv); +void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEdge); +void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx); +FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx); +void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); +uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel); + +/* Interrupts and flags management functions **********************************/ +void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState); +FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); +void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG); +ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT); +void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_ADC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_can.h b/libs/BSP/stm32f4xx_can.h new file mode 100644 index 0000000..cc3c50b --- /dev/null +++ b/libs/BSP/stm32f4xx_can.h @@ -0,0 +1,644 @@ +/** + ****************************************************************************** + * @file stm32f4xx_can.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the CAN firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_CAN_H +#define __STM32F4xx_CAN_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CAN + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +#define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN1) || \ + ((PERIPH) == CAN2)) + +/** + * @brief CAN init structure definition + */ +typedef struct +{ + uint16_t CAN_Prescaler; /*!< Specifies the length of a time quantum. + It ranges from 1 to 1024. */ + + uint8_t CAN_Mode; /*!< Specifies the CAN operating mode. + This parameter can be a value of @ref CAN_operating_mode */ + + uint8_t CAN_SJW; /*!< Specifies the maximum number of time quanta + the CAN hardware is allowed to lengthen or + shorten a bit to perform resynchronization. + This parameter can be a value of @ref CAN_synchronisation_jump_width */ + + uint8_t CAN_BS1; /*!< Specifies the number of time quanta in Bit + Segment 1. This parameter can be a value of + @ref CAN_time_quantum_in_bit_segment_1 */ + + uint8_t CAN_BS2; /*!< Specifies the number of time quanta in Bit Segment 2. + This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */ + + FunctionalState CAN_TTCM; /*!< Enable or disable the time triggered communication mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_ABOM; /*!< Enable or disable the automatic bus-off management. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_AWUM; /*!< Enable or disable the automatic wake-up mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_NART; /*!< Enable or disable the non-automatic retransmission mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_RFLM; /*!< Enable or disable the Receive FIFO Locked mode. + This parameter can be set either to ENABLE or DISABLE. */ + + FunctionalState CAN_TXFP; /*!< Enable or disable the transmit FIFO priority. + This parameter can be set either to ENABLE or DISABLE. */ +} CAN_InitTypeDef; + +/** + * @brief CAN filter init structure definition + */ +typedef struct +{ + uint16_t CAN_FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit + configuration, first one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit + configuration, second one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number, + according to the mode (MSBs for a 32-bit configuration, + first one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterMaskIdLow; /*!< Specifies the filter mask number or identification number, + according to the mode (LSBs for a 32-bit configuration, + second one for a 16-bit configuration). + This parameter can be a value between 0x0000 and 0xFFFF */ + + uint16_t CAN_FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter. + This parameter can be a value of @ref CAN_filter_FIFO */ + + uint8_t CAN_FilterNumber; /*!< Specifies the filter which will be initialized. It ranges from 0 to 13. */ + + uint8_t CAN_FilterMode; /*!< Specifies the filter mode to be initialized. + This parameter can be a value of @ref CAN_filter_mode */ + + uint8_t CAN_FilterScale; /*!< Specifies the filter scale. + This parameter can be a value of @ref CAN_filter_scale */ + + FunctionalState CAN_FilterActivation; /*!< Enable or disable the filter. + This parameter can be set either to ENABLE or DISABLE. */ +} CAN_FilterInitTypeDef; + +/** + * @brief CAN Tx message structure definition + */ +typedef struct +{ + uint32_t StdId; /*!< Specifies the standard identifier. + This parameter can be a value between 0 to 0x7FF. */ + + uint32_t ExtId; /*!< Specifies the extended identifier. + This parameter can be a value between 0 to 0x1FFFFFFF. */ + + uint8_t IDE; /*!< Specifies the type of identifier for the message that + will be transmitted. This parameter can be a value + of @ref CAN_identifier_type */ + + uint8_t RTR; /*!< Specifies the type of frame for the message that will + be transmitted. This parameter can be a value of + @ref CAN_remote_transmission_request */ + + uint8_t DLC; /*!< Specifies the length of the frame that will be + transmitted. This parameter can be a value between + 0 to 8 */ + + uint8_t Data[8]; /*!< Contains the data to be transmitted. It ranges from 0 + to 0xFF. */ +} CanTxMsg; + +/** + * @brief CAN Rx message structure definition + */ +typedef struct +{ + uint32_t StdId; /*!< Specifies the standard identifier. + This parameter can be a value between 0 to 0x7FF. */ + + uint32_t ExtId; /*!< Specifies the extended identifier. + This parameter can be a value between 0 to 0x1FFFFFFF. */ + + uint8_t IDE; /*!< Specifies the type of identifier for the message that + will be received. This parameter can be a value of + @ref CAN_identifier_type */ + + uint8_t RTR; /*!< Specifies the type of frame for the received message. + This parameter can be a value of + @ref CAN_remote_transmission_request */ + + uint8_t DLC; /*!< Specifies the length of the frame that will be received. + This parameter can be a value between 0 to 8 */ + + uint8_t Data[8]; /*!< Contains the data to be received. It ranges from 0 to + 0xFF. */ + + uint8_t FMI; /*!< Specifies the index of the filter the message stored in + the mailbox passes through. This parameter can be a + value between 0 to 0xFF */ +} CanRxMsg; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CAN_Exported_Constants + * @{ + */ + +/** @defgroup CAN_InitStatus + * @{ + */ + +#define CAN_InitStatus_Failed ((uint8_t)0x00) /*!< CAN initialization failed */ +#define CAN_InitStatus_Success ((uint8_t)0x01) /*!< CAN initialization OK */ + + +/* Legacy defines */ +#define CANINITFAILED CAN_InitStatus_Failed +#define CANINITOK CAN_InitStatus_Success +/** + * @} + */ + +/** @defgroup CAN_operating_mode + * @{ + */ + +#define CAN_Mode_Normal ((uint8_t)0x00) /*!< normal mode */ +#define CAN_Mode_LoopBack ((uint8_t)0x01) /*!< loopback mode */ +#define CAN_Mode_Silent ((uint8_t)0x02) /*!< silent mode */ +#define CAN_Mode_Silent_LoopBack ((uint8_t)0x03) /*!< loopback combined with silent mode */ + +#define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || \ + ((MODE) == CAN_Mode_LoopBack)|| \ + ((MODE) == CAN_Mode_Silent) || \ + ((MODE) == CAN_Mode_Silent_LoopBack)) +/** + * @} + */ + + + /** + * @defgroup CAN_operating_mode + * @{ + */ +#define CAN_OperatingMode_Initialization ((uint8_t)0x00) /*!< Initialization mode */ +#define CAN_OperatingMode_Normal ((uint8_t)0x01) /*!< Normal mode */ +#define CAN_OperatingMode_Sleep ((uint8_t)0x02) /*!< sleep mode */ + + +#define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\ + ((MODE) == CAN_OperatingMode_Normal)|| \ + ((MODE) == CAN_OperatingMode_Sleep)) +/** + * @} + */ + +/** + * @defgroup CAN_operating_mode_status + * @{ + */ + +#define CAN_ModeStatus_Failed ((uint8_t)0x00) /*!< CAN entering the specific mode failed */ +#define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed) /*!< CAN entering the specific mode Succeed */ +/** + * @} + */ + +/** @defgroup CAN_synchronisation_jump_width + * @{ + */ +#define CAN_SJW_1tq ((uint8_t)0x00) /*!< 1 time quantum */ +#define CAN_SJW_2tq ((uint8_t)0x01) /*!< 2 time quantum */ +#define CAN_SJW_3tq ((uint8_t)0x02) /*!< 3 time quantum */ +#define CAN_SJW_4tq ((uint8_t)0x03) /*!< 4 time quantum */ + +#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| \ + ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq)) +/** + * @} + */ + +/** @defgroup CAN_time_quantum_in_bit_segment_1 + * @{ + */ +#define CAN_BS1_1tq ((uint8_t)0x00) /*!< 1 time quantum */ +#define CAN_BS1_2tq ((uint8_t)0x01) /*!< 2 time quantum */ +#define CAN_BS1_3tq ((uint8_t)0x02) /*!< 3 time quantum */ +#define CAN_BS1_4tq ((uint8_t)0x03) /*!< 4 time quantum */ +#define CAN_BS1_5tq ((uint8_t)0x04) /*!< 5 time quantum */ +#define CAN_BS1_6tq ((uint8_t)0x05) /*!< 6 time quantum */ +#define CAN_BS1_7tq ((uint8_t)0x06) /*!< 7 time quantum */ +#define CAN_BS1_8tq ((uint8_t)0x07) /*!< 8 time quantum */ +#define CAN_BS1_9tq ((uint8_t)0x08) /*!< 9 time quantum */ +#define CAN_BS1_10tq ((uint8_t)0x09) /*!< 10 time quantum */ +#define CAN_BS1_11tq ((uint8_t)0x0A) /*!< 11 time quantum */ +#define CAN_BS1_12tq ((uint8_t)0x0B) /*!< 12 time quantum */ +#define CAN_BS1_13tq ((uint8_t)0x0C) /*!< 13 time quantum */ +#define CAN_BS1_14tq ((uint8_t)0x0D) /*!< 14 time quantum */ +#define CAN_BS1_15tq ((uint8_t)0x0E) /*!< 15 time quantum */ +#define CAN_BS1_16tq ((uint8_t)0x0F) /*!< 16 time quantum */ + +#define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq) +/** + * @} + */ + +/** @defgroup CAN_time_quantum_in_bit_segment_2 + * @{ + */ +#define CAN_BS2_1tq ((uint8_t)0x00) /*!< 1 time quantum */ +#define CAN_BS2_2tq ((uint8_t)0x01) /*!< 2 time quantum */ +#define CAN_BS2_3tq ((uint8_t)0x02) /*!< 3 time quantum */ +#define CAN_BS2_4tq ((uint8_t)0x03) /*!< 4 time quantum */ +#define CAN_BS2_5tq ((uint8_t)0x04) /*!< 5 time quantum */ +#define CAN_BS2_6tq ((uint8_t)0x05) /*!< 6 time quantum */ +#define CAN_BS2_7tq ((uint8_t)0x06) /*!< 7 time quantum */ +#define CAN_BS2_8tq ((uint8_t)0x07) /*!< 8 time quantum */ + +#define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq) +/** + * @} + */ + +/** @defgroup CAN_clock_prescaler + * @{ + */ +#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024)) +/** + * @} + */ + +/** @defgroup CAN_filter_number + * @{ + */ +#define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27) +/** + * @} + */ + +/** @defgroup CAN_filter_mode + * @{ + */ +#define CAN_FilterMode_IdMask ((uint8_t)0x00) /*!< identifier/mask mode */ +#define CAN_FilterMode_IdList ((uint8_t)0x01) /*!< identifier list mode */ + +#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \ + ((MODE) == CAN_FilterMode_IdList)) +/** + * @} + */ + +/** @defgroup CAN_filter_scale + * @{ + */ +#define CAN_FilterScale_16bit ((uint8_t)0x00) /*!< Two 16-bit filters */ +#define CAN_FilterScale_32bit ((uint8_t)0x01) /*!< One 32-bit filter */ + +#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || \ + ((SCALE) == CAN_FilterScale_32bit)) +/** + * @} + */ + +/** @defgroup CAN_filter_FIFO + * @{ + */ +#define CAN_Filter_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */ +#define CAN_Filter_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */ +#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || \ + ((FIFO) == CAN_FilterFIFO1)) + +/* Legacy defines */ +#define CAN_FilterFIFO0 CAN_Filter_FIFO0 +#define CAN_FilterFIFO1 CAN_Filter_FIFO1 +/** + * @} + */ + +/** @defgroup CAN_Start_bank_filter_for_slave_CAN + * @{ + */ +#define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27)) +/** + * @} + */ + +/** @defgroup CAN_Tx + * @{ + */ +#define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02)) +#define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF)) +#define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF)) +#define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08)) +/** + * @} + */ + +/** @defgroup CAN_identifier_type + * @{ + */ +#define CAN_Id_Standard ((uint32_t)0x00000000) /*!< Standard Id */ +#define CAN_Id_Extended ((uint32_t)0x00000004) /*!< Extended Id */ +#define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || \ + ((IDTYPE) == CAN_Id_Extended)) + +/* Legacy defines */ +#define CAN_ID_STD CAN_Id_Standard +#define CAN_ID_EXT CAN_Id_Extended +/** + * @} + */ + +/** @defgroup CAN_remote_transmission_request + * @{ + */ +#define CAN_RTR_Data ((uint32_t)0x00000000) /*!< Data frame */ +#define CAN_RTR_Remote ((uint32_t)0x00000002) /*!< Remote frame */ +#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote)) + +/* Legacy defines */ +#define CAN_RTR_DATA CAN_RTR_Data +#define CAN_RTR_REMOTE CAN_RTR_Remote +/** + * @} + */ + +/** @defgroup CAN_transmit_constants + * @{ + */ +#define CAN_TxStatus_Failed ((uint8_t)0x00)/*!< CAN transmission failed */ +#define CAN_TxStatus_Ok ((uint8_t)0x01) /*!< CAN transmission succeeded */ +#define CAN_TxStatus_Pending ((uint8_t)0x02) /*!< CAN transmission pending */ +#define CAN_TxStatus_NoMailBox ((uint8_t)0x04) /*!< CAN cell did not provide + an empty mailbox */ +/* Legacy defines */ +#define CANTXFAILED CAN_TxStatus_Failed +#define CANTXOK CAN_TxStatus_Ok +#define CANTXPENDING CAN_TxStatus_Pending +#define CAN_NO_MB CAN_TxStatus_NoMailBox +/** + * @} + */ + +/** @defgroup CAN_receive_FIFO_number_constants + * @{ + */ +#define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */ +#define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */ + +#define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1)) +/** + * @} + */ + +/** @defgroup CAN_sleep_constants + * @{ + */ +#define CAN_Sleep_Failed ((uint8_t)0x00) /*!< CAN did not enter the sleep mode */ +#define CAN_Sleep_Ok ((uint8_t)0x01) /*!< CAN entered the sleep mode */ + +/* Legacy defines */ +#define CANSLEEPFAILED CAN_Sleep_Failed +#define CANSLEEPOK CAN_Sleep_Ok +/** + * @} + */ + +/** @defgroup CAN_wake_up_constants + * @{ + */ +#define CAN_WakeUp_Failed ((uint8_t)0x00) /*!< CAN did not leave the sleep mode */ +#define CAN_WakeUp_Ok ((uint8_t)0x01) /*!< CAN leaved the sleep mode */ + +/* Legacy defines */ +#define CANWAKEUPFAILED CAN_WakeUp_Failed +#define CANWAKEUPOK CAN_WakeUp_Ok +/** + * @} + */ + +/** + * @defgroup CAN_Error_Code_constants + * @{ + */ +#define CAN_ErrorCode_NoErr ((uint8_t)0x00) /*!< No Error */ +#define CAN_ErrorCode_StuffErr ((uint8_t)0x10) /*!< Stuff Error */ +#define CAN_ErrorCode_FormErr ((uint8_t)0x20) /*!< Form Error */ +#define CAN_ErrorCode_ACKErr ((uint8_t)0x30) /*!< Acknowledgment Error */ +#define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40) /*!< Bit Recessive Error */ +#define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50) /*!< Bit Dominant Error */ +#define CAN_ErrorCode_CRCErr ((uint8_t)0x60) /*!< CRC Error */ +#define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70) /*!< Software Set Error */ +/** + * @} + */ + +/** @defgroup CAN_flags + * @{ + */ +/* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus() + and CAN_ClearFlag() functions. */ +/* If the flag is 0x1XXXXXXX, it means that it can only be used with + CAN_GetFlagStatus() function. */ + +/* Transmit Flags */ +#define CAN_FLAG_RQCP0 ((uint32_t)0x38000001) /*!< Request MailBox0 Flag */ +#define CAN_FLAG_RQCP1 ((uint32_t)0x38000100) /*!< Request MailBox1 Flag */ +#define CAN_FLAG_RQCP2 ((uint32_t)0x38010000) /*!< Request MailBox2 Flag */ + +/* Receive Flags */ +#define CAN_FLAG_FMP0 ((uint32_t)0x12000003) /*!< FIFO 0 Message Pending Flag */ +#define CAN_FLAG_FF0 ((uint32_t)0x32000008) /*!< FIFO 0 Full Flag */ +#define CAN_FLAG_FOV0 ((uint32_t)0x32000010) /*!< FIFO 0 Overrun Flag */ +#define CAN_FLAG_FMP1 ((uint32_t)0x14000003) /*!< FIFO 1 Message Pending Flag */ +#define CAN_FLAG_FF1 ((uint32_t)0x34000008) /*!< FIFO 1 Full Flag */ +#define CAN_FLAG_FOV1 ((uint32_t)0x34000010) /*!< FIFO 1 Overrun Flag */ + +/* Operating Mode Flags */ +#define CAN_FLAG_WKU ((uint32_t)0x31000008) /*!< Wake up Flag */ +#define CAN_FLAG_SLAK ((uint32_t)0x31000012) /*!< Sleep acknowledge Flag */ +/* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible. + In this case the SLAK bit can be polled.*/ + +/* Error Flags */ +#define CAN_FLAG_EWG ((uint32_t)0x10F00001) /*!< Error Warning Flag */ +#define CAN_FLAG_EPV ((uint32_t)0x10F00002) /*!< Error Passive Flag */ +#define CAN_FLAG_BOF ((uint32_t)0x10F00004) /*!< Bus-Off Flag */ +#define CAN_FLAG_LEC ((uint32_t)0x30F00070) /*!< Last error code Flag */ + +#define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || \ + ((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || \ + ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || \ + ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || \ + ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || \ + ((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || \ + ((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || \ + ((FLAG) == CAN_FLAG_SLAK )) + +#define IS_CAN_CLEAR_FLAG(FLAG)(((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || \ + ((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || \ + ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) ||\ + ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || \ + ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK)) +/** + * @} + */ + + +/** @defgroup CAN_interrupts + * @{ + */ +#define CAN_IT_TME ((uint32_t)0x00000001) /*!< Transmit mailbox empty Interrupt*/ + +/* Receive Interrupts */ +#define CAN_IT_FMP0 ((uint32_t)0x00000002) /*!< FIFO 0 message pending Interrupt*/ +#define CAN_IT_FF0 ((uint32_t)0x00000004) /*!< FIFO 0 full Interrupt*/ +#define CAN_IT_FOV0 ((uint32_t)0x00000008) /*!< FIFO 0 overrun Interrupt*/ +#define CAN_IT_FMP1 ((uint32_t)0x00000010) /*!< FIFO 1 message pending Interrupt*/ +#define CAN_IT_FF1 ((uint32_t)0x00000020) /*!< FIFO 1 full Interrupt*/ +#define CAN_IT_FOV1 ((uint32_t)0x00000040) /*!< FIFO 1 overrun Interrupt*/ + +/* Operating Mode Interrupts */ +#define CAN_IT_WKU ((uint32_t)0x00010000) /*!< Wake-up Interrupt*/ +#define CAN_IT_SLK ((uint32_t)0x00020000) /*!< Sleep acknowledge Interrupt*/ + +/* Error Interrupts */ +#define CAN_IT_EWG ((uint32_t)0x00000100) /*!< Error warning Interrupt*/ +#define CAN_IT_EPV ((uint32_t)0x00000200) /*!< Error passive Interrupt*/ +#define CAN_IT_BOF ((uint32_t)0x00000400) /*!< Bus-off Interrupt*/ +#define CAN_IT_LEC ((uint32_t)0x00000800) /*!< Last error code Interrupt*/ +#define CAN_IT_ERR ((uint32_t)0x00008000) /*!< Error Interrupt*/ + +/* Flags named as Interrupts : kept only for FW compatibility */ +#define CAN_IT_RQCP0 CAN_IT_TME +#define CAN_IT_RQCP1 CAN_IT_TME +#define CAN_IT_RQCP2 CAN_IT_TME + + +#define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) ||\ + ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) ||\ + ((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) ||\ + ((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) ||\ + ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\ + ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\ + ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK)) + +#define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) ||\ + ((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) ||\ + ((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) ||\ + ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\ + ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\ + ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the CAN configuration to the default reset state *****/ +void CAN_DeInit(CAN_TypeDef* CANx); + +/* Initialization and Configuration functions *********************************/ +uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct); +void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct); +void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct); +void CAN_SlaveStartBank(uint8_t CAN_BankNumber); +void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState); +void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState); + +/* CAN Frames Transmission functions ******************************************/ +uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage); +uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox); +void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox); + +/* CAN Frames Reception functions *********************************************/ +void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage); +void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber); +uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber); + +/* Operation modes functions **************************************************/ +uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode); +uint8_t CAN_Sleep(CAN_TypeDef* CANx); +uint8_t CAN_WakeUp(CAN_TypeDef* CANx); + +/* CAN Bus Error management functions *****************************************/ +uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx); +uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx); +uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx); + +/* Interrupts and flags management functions **********************************/ +void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState); +FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG); +void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG); +ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT); +void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_CAN_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_conf.h b/libs/BSP/stm32f4xx_conf.h new file mode 100644 index 0000000..0077e0d --- /dev/null +++ b/libs/BSP/stm32f4xx_conf.h @@ -0,0 +1,122 @@ +/** + ****************************************************************************** + * @file Project/STM32F4xx_StdPeriph_Templates/stm32f4xx_conf.h + * @author MCD Application Team + * @version V1.3.0 + * @date 13-November-2013 + * @brief Library configuration file. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_CONF_H +#define __STM32F4xx_CONF_H + +/* Includes ------------------------------------------------------------------*/ +/* Uncomment the line below to enable peripheral header file inclusion */ +#include "stm32f4xx_adc.h" +#include "stm32f4xx_crc.h" +#include "stm32f4xx_dbgmcu.h" +#include "stm32f4xx_dma.h" +#include "stm32f4xx_exti.h" +#include "stm32f4xx_flash.h" +#include "stm32f4xx_gpio.h" +#include "stm32f4xx_i2c.h" +#include "stm32f4xx_iwdg.h" +#include "stm32f4xx_pwr.h" +#include "stm32f4xx_rcc.h" +#include "stm32f4xx_rtc.h" +#include "stm32f4xx_sdio.h" +#include "stm32f4xx_spi.h" +#include "stm32f4xx_syscfg.h" +#include "stm32f4xx_tim.h" +#include "stm32f4xx_usart.h" +#include "stm32f4xx_wwdg.h" +#include "misc.h" /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */ + +#if defined (STM32F429_439xx) +#include "stm32f4xx_cryp.h" +#include "stm32f4xx_hash.h" +#include "stm32f4xx_rng.h" +#include "stm32f4xx_can.h" +#include "stm32f4xx_dac.h" +#include "stm32f4xx_dcmi.h" +#include "stm32f4xx_dma2d.h" +#include "stm32f4xx_fmc.h" +#include "stm32f4xx_ltdc.h" +#include "stm32f4xx_sai.h" +#endif /* STM32F429_439xx */ + +#if defined (STM32F427_437xx) +#include "stm32f4xx_cryp.h" +#include "stm32f4xx_hash.h" +#include "stm32f4xx_rng.h" +#include "stm32f4xx_can.h" +#include "stm32f4xx_dac.h" +#include "stm32f4xx_dcmi.h" +#include "stm32f4xx_dma2d.h" +#include "stm32f4xx_fmc.h" +#include "stm32f4xx_sai.h" +#endif /* STM32F427_437xx */ + +#if defined (STM32F40_41xxx) +#include "stm32f4xx_cryp.h" +#include "stm32f4xx_hash.h" +#include "stm32f4xx_rng.h" +#include "stm32f4xx_can.h" +#include "stm32f4xx_dac.h" +#include "stm32f4xx_dcmi.h" +#include "stm32f4xx_fsmc.h" +#endif /* STM32F40_41xxx */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* If an external clock source is used, then the value of the following define + should be set to the value of the external clock source, else, if no external + clock is used, keep this define commented */ +/*#define I2S_EXTERNAL_CLOCK_VAL 12288000 */ /* Value of the external clock in Hz */ + + +/* Uncomment the line below to expanse the "assert_param" macro in the + Standard Peripheral Library drivers code */ +/* #define USE_FULL_ASSERT 1 */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT + +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0) +#endif /* USE_FULL_ASSERT */ + +#endif /* __STM32F4xx_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_crc.h b/libs/BSP/stm32f4xx_crc.h new file mode 100644 index 0000000..06c6818 --- /dev/null +++ b/libs/BSP/stm32f4xx_crc.h @@ -0,0 +1,83 @@ +/** + ****************************************************************************** + * @file stm32f4xx_crc.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the CRC firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_CRC_H +#define __STM32F4xx_CRC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CRC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CRC_Exported_Constants + * @{ + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +void CRC_ResetDR(void); +uint32_t CRC_CalcCRC(uint32_t Data); +uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength); +uint32_t CRC_GetCRC(void); +void CRC_SetIDRegister(uint8_t IDValue); +uint8_t CRC_GetIDRegister(void); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_CRC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_cryp.h b/libs/BSP/stm32f4xx_cryp.h new file mode 100644 index 0000000..d560eea --- /dev/null +++ b/libs/BSP/stm32f4xx_cryp.h @@ -0,0 +1,384 @@ +/** + ****************************************************************************** + * @file stm32f4xx_cryp.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the Cryptographic + * processor(CRYP) firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_CRYP_H +#define __STM32F4xx_CRYP_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup CRYP + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief CRYP Init structure definition + */ +typedef struct +{ + uint32_t CRYP_AlgoDir; /*!< Encrypt or Decrypt. This parameter can be a + value of @ref CRYP_Algorithm_Direction */ + uint32_t CRYP_AlgoMode; /*!< TDES-ECB, TDES-CBC, DES-ECB, DES-CBC, AES-ECB, + AES-CBC, AES-CTR, AES-Key, AES-GCM and AES-CCM. + This parameter can be a value of @ref CRYP_Algorithm_Mode */ + uint32_t CRYP_DataType; /*!< 32-bit data, 16-bit data, bit data or bit string. + This parameter can be a value of @ref CRYP_Data_Type */ + uint32_t CRYP_KeySize; /*!< Used only in AES mode only : 128, 192 or 256 bit + key length. This parameter can be a value of + @ref CRYP_Key_Size_for_AES_only */ +}CRYP_InitTypeDef; + +/** + * @brief CRYP Key(s) structure definition + */ +typedef struct +{ + uint32_t CRYP_Key0Left; /*!< Key 0 Left */ + uint32_t CRYP_Key0Right; /*!< Key 0 Right */ + uint32_t CRYP_Key1Left; /*!< Key 1 left */ + uint32_t CRYP_Key1Right; /*!< Key 1 Right */ + uint32_t CRYP_Key2Left; /*!< Key 2 left */ + uint32_t CRYP_Key2Right; /*!< Key 2 Right */ + uint32_t CRYP_Key3Left; /*!< Key 3 left */ + uint32_t CRYP_Key3Right; /*!< Key 3 Right */ +}CRYP_KeyInitTypeDef; +/** + * @brief CRYP Initialization Vectors (IV) structure definition + */ +typedef struct +{ + uint32_t CRYP_IV0Left; /*!< Init Vector 0 Left */ + uint32_t CRYP_IV0Right; /*!< Init Vector 0 Right */ + uint32_t CRYP_IV1Left; /*!< Init Vector 1 left */ + uint32_t CRYP_IV1Right; /*!< Init Vector 1 Right */ +}CRYP_IVInitTypeDef; + +/** + * @brief CRYP context swapping structure definition + */ +typedef struct +{ + /*!< Current Configuration */ + uint32_t CR_CurrentConfig; + /*!< IV */ + uint32_t CRYP_IV0LR; + uint32_t CRYP_IV0RR; + uint32_t CRYP_IV1LR; + uint32_t CRYP_IV1RR; + /*!< KEY */ + uint32_t CRYP_K0LR; + uint32_t CRYP_K0RR; + uint32_t CRYP_K1LR; + uint32_t CRYP_K1RR; + uint32_t CRYP_K2LR; + uint32_t CRYP_K2RR; + uint32_t CRYP_K3LR; + uint32_t CRYP_K3RR; + uint32_t CRYP_CSGCMCCMR[8]; + uint32_t CRYP_CSGCMR[8]; +}CRYP_Context; + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CRYP_Exported_Constants + * @{ + */ + +/** @defgroup CRYP_Algorithm_Direction + * @{ + */ +#define CRYP_AlgoDir_Encrypt ((uint16_t)0x0000) +#define CRYP_AlgoDir_Decrypt ((uint16_t)0x0004) +#define IS_CRYP_ALGODIR(ALGODIR) (((ALGODIR) == CRYP_AlgoDir_Encrypt) || \ + ((ALGODIR) == CRYP_AlgoDir_Decrypt)) + +/** + * @} + */ + +/** @defgroup CRYP_Algorithm_Mode + * @{ + */ + +/*!< TDES Modes */ +#define CRYP_AlgoMode_TDES_ECB ((uint32_t)0x00000000) +#define CRYP_AlgoMode_TDES_CBC ((uint32_t)0x00000008) + +/*!< DES Modes */ +#define CRYP_AlgoMode_DES_ECB ((uint32_t)0x00000010) +#define CRYP_AlgoMode_DES_CBC ((uint32_t)0x00000018) + +/*!< AES Modes */ +#define CRYP_AlgoMode_AES_ECB ((uint32_t)0x00000020) +#define CRYP_AlgoMode_AES_CBC ((uint32_t)0x00000028) +#define CRYP_AlgoMode_AES_CTR ((uint32_t)0x00000030) +#define CRYP_AlgoMode_AES_Key ((uint32_t)0x00000038) +#define CRYP_AlgoMode_AES_GCM ((uint32_t)0x00080000) +#define CRYP_AlgoMode_AES_CCM ((uint32_t)0x00080008) + +#define IS_CRYP_ALGOMODE(ALGOMODE) (((ALGOMODE) == CRYP_AlgoMode_TDES_ECB) || \ + ((ALGOMODE) == CRYP_AlgoMode_TDES_CBC)|| \ + ((ALGOMODE) == CRYP_AlgoMode_DES_ECB) || \ + ((ALGOMODE) == CRYP_AlgoMode_DES_CBC) || \ + ((ALGOMODE) == CRYP_AlgoMode_AES_ECB) || \ + ((ALGOMODE) == CRYP_AlgoMode_AES_CBC) || \ + ((ALGOMODE) == CRYP_AlgoMode_AES_CTR) || \ + ((ALGOMODE) == CRYP_AlgoMode_AES_Key) || \ + ((ALGOMODE) == CRYP_AlgoMode_AES_GCM) || \ + ((ALGOMODE) == CRYP_AlgoMode_AES_CCM)) +/** + * @} + */ + +/** @defgroup CRYP_Phase + * @{ + */ + +/*!< The phases are valid only for AES-GCM and AES-CCM modes */ +#define CRYP_Phase_Init ((uint32_t)0x00000000) +#define CRYP_Phase_Header CRYP_CR_GCM_CCMPH_0 +#define CRYP_Phase_Payload CRYP_CR_GCM_CCMPH_1 +#define CRYP_Phase_Final CRYP_CR_GCM_CCMPH + +#define IS_CRYP_PHASE(PHASE) (((PHASE) == CRYP_Phase_Init) || \ + ((PHASE) == CRYP_Phase_Header) || \ + ((PHASE) == CRYP_Phase_Payload) || \ + ((PHASE) == CRYP_Phase_Final)) + +/** + * @} + */ + +/** @defgroup CRYP_Data_Type + * @{ + */ +#define CRYP_DataType_32b ((uint16_t)0x0000) +#define CRYP_DataType_16b ((uint16_t)0x0040) +#define CRYP_DataType_8b ((uint16_t)0x0080) +#define CRYP_DataType_1b ((uint16_t)0x00C0) +#define IS_CRYP_DATATYPE(DATATYPE) (((DATATYPE) == CRYP_DataType_32b) || \ + ((DATATYPE) == CRYP_DataType_16b)|| \ + ((DATATYPE) == CRYP_DataType_8b)|| \ + ((DATATYPE) == CRYP_DataType_1b)) +/** + * @} + */ + +/** @defgroup CRYP_Key_Size_for_AES_only + * @{ + */ +#define CRYP_KeySize_128b ((uint16_t)0x0000) +#define CRYP_KeySize_192b ((uint16_t)0x0100) +#define CRYP_KeySize_256b ((uint16_t)0x0200) +#define IS_CRYP_KEYSIZE(KEYSIZE) (((KEYSIZE) == CRYP_KeySize_128b)|| \ + ((KEYSIZE) == CRYP_KeySize_192b)|| \ + ((KEYSIZE) == CRYP_KeySize_256b)) +/** + * @} + */ + +/** @defgroup CRYP_flags_definition + * @{ + */ +#define CRYP_FLAG_BUSY ((uint8_t)0x10) /*!< The CRYP core is currently + processing a block of data + or a key preparation (for + AES decryption). */ +#define CRYP_FLAG_IFEM ((uint8_t)0x01) /*!< Input Fifo Empty */ +#define CRYP_FLAG_IFNF ((uint8_t)0x02) /*!< Input Fifo is Not Full */ +#define CRYP_FLAG_INRIS ((uint8_t)0x22) /*!< Raw interrupt pending */ +#define CRYP_FLAG_OFNE ((uint8_t)0x04) /*!< Input Fifo service raw + interrupt status */ +#define CRYP_FLAG_OFFU ((uint8_t)0x08) /*!< Output Fifo is Full */ +#define CRYP_FLAG_OUTRIS ((uint8_t)0x21) /*!< Output Fifo service raw + interrupt status */ + +#define IS_CRYP_GET_FLAG(FLAG) (((FLAG) == CRYP_FLAG_IFEM) || \ + ((FLAG) == CRYP_FLAG_IFNF) || \ + ((FLAG) == CRYP_FLAG_OFNE) || \ + ((FLAG) == CRYP_FLAG_OFFU) || \ + ((FLAG) == CRYP_FLAG_BUSY) || \ + ((FLAG) == CRYP_FLAG_OUTRIS)|| \ + ((FLAG) == CRYP_FLAG_INRIS)) +/** + * @} + */ + +/** @defgroup CRYP_interrupts_definition + * @{ + */ +#define CRYP_IT_INI ((uint8_t)0x01) /*!< IN Fifo Interrupt */ +#define CRYP_IT_OUTI ((uint8_t)0x02) /*!< OUT Fifo Interrupt */ +#define IS_CRYP_CONFIG_IT(IT) ((((IT) & (uint8_t)0xFC) == 0x00) && ((IT) != 0x00)) +#define IS_CRYP_GET_IT(IT) (((IT) == CRYP_IT_INI) || ((IT) == CRYP_IT_OUTI)) + +/** + * @} + */ + +/** @defgroup CRYP_Encryption_Decryption_modes_definition + * @{ + */ +#define MODE_ENCRYPT ((uint8_t)0x01) +#define MODE_DECRYPT ((uint8_t)0x00) + +/** + * @} + */ + +/** @defgroup CRYP_DMA_transfer_requests + * @{ + */ +#define CRYP_DMAReq_DataIN ((uint8_t)0x01) +#define CRYP_DMAReq_DataOUT ((uint8_t)0x02) +#define IS_CRYP_DMAREQ(DMAREQ) ((((DMAREQ) & (uint8_t)0xFC) == 0x00) && ((DMAREQ) != 0x00)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the CRYP configuration to the default reset state ****/ +void CRYP_DeInit(void); + +/* CRYP Initialization and Configuration functions ****************************/ +void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct); +void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct); +void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct); +void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct); +void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct); +void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct); +void CRYP_Cmd(FunctionalState NewState); +void CRYP_PhaseConfig(uint32_t CRYP_Phase); +void CRYP_FIFOFlush(void); +/* CRYP Data processing functions *********************************************/ +void CRYP_DataIn(uint32_t Data); +uint32_t CRYP_DataOut(void); + +/* CRYP Context swapping functions ********************************************/ +ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave, + CRYP_KeyInitTypeDef* CRYP_KeyInitStruct); +void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore); + +/* CRYP DMA interface function ************************************************/ +void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState); +ITStatus CRYP_GetITStatus(uint8_t CRYP_IT); +FunctionalState CRYP_GetCmdStatus(void); +FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG); + +/* High Level AES functions **************************************************/ +ErrorStatus CRYP_AES_ECB(uint8_t Mode, + uint8_t *Key, uint16_t Keysize, + uint8_t *Input, uint32_t Ilength, + uint8_t *Output); + +ErrorStatus CRYP_AES_CBC(uint8_t Mode, + uint8_t InitVectors[16], + uint8_t *Key, uint16_t Keysize, + uint8_t *Input, uint32_t Ilength, + uint8_t *Output); + +ErrorStatus CRYP_AES_CTR(uint8_t Mode, + uint8_t InitVectors[16], + uint8_t *Key, uint16_t Keysize, + uint8_t *Input, uint32_t Ilength, + uint8_t *Output); + +ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16], + uint8_t *Key, uint16_t Keysize, + uint8_t *Input, uint32_t ILength, + uint8_t *Header, uint32_t HLength, + uint8_t *Output, uint8_t *AuthTAG); + +ErrorStatus CRYP_AES_CCM(uint8_t Mode, + uint8_t* Nonce, uint32_t NonceSize, + uint8_t* Key, uint16_t Keysize, + uint8_t* Input, uint32_t ILength, + uint8_t* Header, uint32_t HLength, uint8_t *HBuffer, + uint8_t* Output, + uint8_t* AuthTAG, uint32_t TAGSize); + +/* High Level TDES functions **************************************************/ +ErrorStatus CRYP_TDES_ECB(uint8_t Mode, + uint8_t Key[24], + uint8_t *Input, uint32_t Ilength, + uint8_t *Output); + +ErrorStatus CRYP_TDES_CBC(uint8_t Mode, + uint8_t Key[24], + uint8_t InitVectors[8], + uint8_t *Input, uint32_t Ilength, + uint8_t *Output); + +/* High Level DES functions **************************************************/ +ErrorStatus CRYP_DES_ECB(uint8_t Mode, + uint8_t Key[8], + uint8_t *Input, uint32_t Ilength, + uint8_t *Output); + +ErrorStatus CRYP_DES_CBC(uint8_t Mode, + uint8_t Key[8], + uint8_t InitVectors[8], + uint8_t *Input,uint32_t Ilength, + uint8_t *Output); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_CRYP_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_dac.h b/libs/BSP/stm32f4xx_dac.h new file mode 100644 index 0000000..224bec1 --- /dev/null +++ b/libs/BSP/stm32f4xx_dac.h @@ -0,0 +1,304 @@ +/** + ****************************************************************************** + * @file stm32f4xx_dac.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the DAC firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_DAC_H +#define __STM32F4xx_DAC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DAC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief DAC Init structure definition + */ + +typedef struct +{ + uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel. + This parameter can be a value of @ref DAC_trigger_selection */ + + uint32_t DAC_WaveGeneration; /*!< Specifies whether DAC channel noise waves or triangle waves + are generated, or whether no wave is generated. + This parameter can be a value of @ref DAC_wave_generation */ + + uint32_t DAC_LFSRUnmask_TriangleAmplitude; /*!< Specifies the LFSR mask for noise wave generation or + the maximum amplitude triangle generation for the DAC channel. + This parameter can be a value of @ref DAC_lfsrunmask_triangleamplitude */ + + uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled. + This parameter can be a value of @ref DAC_output_buffer */ +}DAC_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DAC_Exported_Constants + * @{ + */ + +/** @defgroup DAC_trigger_selection + * @{ + */ + +#define DAC_Trigger_None ((uint32_t)0x00000000) /*!< Conversion is automatic once the DAC1_DHRxxxx register + has been loaded, and not by external trigger */ +#define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024) /*!< TIM2 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_Trigger_T4_TRGO ((uint32_t)0x0000002C) /*!< TIM4 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_Trigger_T5_TRGO ((uint32_t)0x0000001C) /*!< TIM5 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004) /*!< TIM6 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014) /*!< TIM7 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_Trigger_T8_TRGO ((uint32_t)0x0000000C) /*!< TIM8 TRGO selected as external conversion trigger for DAC channel */ + +#define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034) /*!< EXTI Line9 event selected as external conversion trigger for DAC channel */ +#define DAC_Trigger_Software ((uint32_t)0x0000003C) /*!< Conversion started by software trigger for DAC channel */ + +#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || \ + ((TRIGGER) == DAC_Trigger_T6_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T8_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T7_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T5_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T2_TRGO) || \ + ((TRIGGER) == DAC_Trigger_T4_TRGO) || \ + ((TRIGGER) == DAC_Trigger_Ext_IT9) || \ + ((TRIGGER) == DAC_Trigger_Software)) + +/** + * @} + */ + +/** @defgroup DAC_wave_generation + * @{ + */ + +#define DAC_WaveGeneration_None ((uint32_t)0x00000000) +#define DAC_WaveGeneration_Noise ((uint32_t)0x00000040) +#define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080) +#define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || \ + ((WAVE) == DAC_WaveGeneration_Noise) || \ + ((WAVE) == DAC_WaveGeneration_Triangle)) +/** + * @} + */ + +/** @defgroup DAC_lfsrunmask_triangleamplitude + * @{ + */ + +#define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000) /*!< Unmask DAC channel LFSR bit0 for noise wave generation */ +#define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */ +#define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */ +#define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000) /*!< Select max triangle amplitude of 1 */ +#define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100) /*!< Select max triangle amplitude of 3 */ +#define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200) /*!< Select max triangle amplitude of 7 */ +#define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300) /*!< Select max triangle amplitude of 15 */ +#define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400) /*!< Select max triangle amplitude of 31 */ +#define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500) /*!< Select max triangle amplitude of 63 */ +#define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600) /*!< Select max triangle amplitude of 127 */ +#define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700) /*!< Select max triangle amplitude of 255 */ +#define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800) /*!< Select max triangle amplitude of 511 */ +#define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900) /*!< Select max triangle amplitude of 1023 */ +#define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00) /*!< Select max triangle amplitude of 2047 */ +#define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00) /*!< Select max triangle amplitude of 4095 */ + +#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits1_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits2_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits3_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits4_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits5_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits6_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits7_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits8_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits9_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits10_0) || \ + ((VALUE) == DAC_LFSRUnmask_Bits11_0) || \ + ((VALUE) == DAC_TriangleAmplitude_1) || \ + ((VALUE) == DAC_TriangleAmplitude_3) || \ + ((VALUE) == DAC_TriangleAmplitude_7) || \ + ((VALUE) == DAC_TriangleAmplitude_15) || \ + ((VALUE) == DAC_TriangleAmplitude_31) || \ + ((VALUE) == DAC_TriangleAmplitude_63) || \ + ((VALUE) == DAC_TriangleAmplitude_127) || \ + ((VALUE) == DAC_TriangleAmplitude_255) || \ + ((VALUE) == DAC_TriangleAmplitude_511) || \ + ((VALUE) == DAC_TriangleAmplitude_1023) || \ + ((VALUE) == DAC_TriangleAmplitude_2047) || \ + ((VALUE) == DAC_TriangleAmplitude_4095)) +/** + * @} + */ + +/** @defgroup DAC_output_buffer + * @{ + */ + +#define DAC_OutputBuffer_Enable ((uint32_t)0x00000000) +#define DAC_OutputBuffer_Disable ((uint32_t)0x00000002) +#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || \ + ((STATE) == DAC_OutputBuffer_Disable)) +/** + * @} + */ + +/** @defgroup DAC_Channel_selection + * @{ + */ + +#define DAC_Channel_1 ((uint32_t)0x00000000) +#define DAC_Channel_2 ((uint32_t)0x00000010) +#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || \ + ((CHANNEL) == DAC_Channel_2)) +/** + * @} + */ + +/** @defgroup DAC_data_alignement + * @{ + */ + +#define DAC_Align_12b_R ((uint32_t)0x00000000) +#define DAC_Align_12b_L ((uint32_t)0x00000004) +#define DAC_Align_8b_R ((uint32_t)0x00000008) +#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || \ + ((ALIGN) == DAC_Align_12b_L) || \ + ((ALIGN) == DAC_Align_8b_R)) +/** + * @} + */ + +/** @defgroup DAC_wave_generation + * @{ + */ + +#define DAC_Wave_Noise ((uint32_t)0x00000040) +#define DAC_Wave_Triangle ((uint32_t)0x00000080) +#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || \ + ((WAVE) == DAC_Wave_Triangle)) +/** + * @} + */ + +/** @defgroup DAC_data + * @{ + */ + +#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0) +/** + * @} + */ + +/** @defgroup DAC_interrupts_definition + * @{ + */ +#define DAC_IT_DMAUDR ((uint32_t)0x00002000) +#define IS_DAC_IT(IT) (((IT) == DAC_IT_DMAUDR)) + +/** + * @} + */ + +/** @defgroup DAC_flags_definition + * @{ + */ + +#define DAC_FLAG_DMAUDR ((uint32_t)0x00002000) +#define IS_DAC_FLAG(FLAG) (((FLAG) == DAC_FLAG_DMAUDR)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the DAC configuration to the default reset state *****/ +void DAC_DeInit(void); + +/* DAC channels configuration: trigger, output buffer, data format functions */ +void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct); +void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct); +void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState); +void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState); +void DAC_DualSoftwareTriggerCmd(FunctionalState NewState); +void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); +void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data); +void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data); +void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); +uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel); + +/* DMA management functions ***************************************************/ +void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState); +FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG); +void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG); +ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT); +void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_DAC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_dbgmcu.h b/libs/BSP/stm32f4xx_dbgmcu.h new file mode 100644 index 0000000..83ae133 --- /dev/null +++ b/libs/BSP/stm32f4xx_dbgmcu.h @@ -0,0 +1,109 @@ +/** + ****************************************************************************** + * @file stm32f4xx_dbgmcu.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the DBGMCU firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_DBGMCU_H +#define __STM32F4xx_DBGMCU_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DBGMCU + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DBGMCU_Exported_Constants + * @{ + */ +#define DBGMCU_SLEEP ((uint32_t)0x00000001) +#define DBGMCU_STOP ((uint32_t)0x00000002) +#define DBGMCU_STANDBY ((uint32_t)0x00000004) +#define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFF8) == 0x00) && ((PERIPH) != 0x00)) + +#define DBGMCU_TIM2_STOP ((uint32_t)0x00000001) +#define DBGMCU_TIM3_STOP ((uint32_t)0x00000002) +#define DBGMCU_TIM4_STOP ((uint32_t)0x00000004) +#define DBGMCU_TIM5_STOP ((uint32_t)0x00000008) +#define DBGMCU_TIM6_STOP ((uint32_t)0x00000010) +#define DBGMCU_TIM7_STOP ((uint32_t)0x00000020) +#define DBGMCU_TIM12_STOP ((uint32_t)0x00000040) +#define DBGMCU_TIM13_STOP ((uint32_t)0x00000080) +#define DBGMCU_TIM14_STOP ((uint32_t)0x00000100) +#define DBGMCU_RTC_STOP ((uint32_t)0x00000400) +#define DBGMCU_WWDG_STOP ((uint32_t)0x00000800) +#define DBGMCU_IWDG_STOP ((uint32_t)0x00001000) +#define DBGMCU_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000) +#define DBGMCU_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000) +#define DBGMCU_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000) +#define DBGMCU_CAN1_STOP ((uint32_t)0x02000000) +#define DBGMCU_CAN2_STOP ((uint32_t)0x04000000) +#define IS_DBGMCU_APB1PERIPH(PERIPH) ((((PERIPH) & 0xF91FE200) == 0x00) && ((PERIPH) != 0x00)) + +#define DBGMCU_TIM1_STOP ((uint32_t)0x00000001) +#define DBGMCU_TIM8_STOP ((uint32_t)0x00000002) +#define DBGMCU_TIM9_STOP ((uint32_t)0x00010000) +#define DBGMCU_TIM10_STOP ((uint32_t)0x00020000) +#define DBGMCU_TIM11_STOP ((uint32_t)0x00040000) +#define IS_DBGMCU_APB2PERIPH(PERIPH) ((((PERIPH) & 0xFFF8FFFC) == 0x00) && ((PERIPH) != 0x00)) +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +uint32_t DBGMCU_GetREVID(void); +uint32_t DBGMCU_GetDEVID(void); +void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState); +void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState); +void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_DBGMCU_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_dcmi.h b/libs/BSP/stm32f4xx_dcmi.h new file mode 100644 index 0000000..5297587 --- /dev/null +++ b/libs/BSP/stm32f4xx_dcmi.h @@ -0,0 +1,312 @@ +/** + ****************************************************************************** + * @file stm32f4xx_dcmi.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the DCMI firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_DCMI_H +#define __STM32F4xx_DCMI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DCMI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** + * @brief DCMI Init structure definition + */ +typedef struct +{ + uint16_t DCMI_CaptureMode; /*!< Specifies the Capture Mode: Continuous or Snapshot. + This parameter can be a value of @ref DCMI_Capture_Mode */ + + uint16_t DCMI_SynchroMode; /*!< Specifies the Synchronization Mode: Hardware or Embedded. + This parameter can be a value of @ref DCMI_Synchronization_Mode */ + + uint16_t DCMI_PCKPolarity; /*!< Specifies the Pixel clock polarity: Falling or Rising. + This parameter can be a value of @ref DCMI_PIXCK_Polarity */ + + uint16_t DCMI_VSPolarity; /*!< Specifies the Vertical synchronization polarity: High or Low. + This parameter can be a value of @ref DCMI_VSYNC_Polarity */ + + uint16_t DCMI_HSPolarity; /*!< Specifies the Horizontal synchronization polarity: High or Low. + This parameter can be a value of @ref DCMI_HSYNC_Polarity */ + + uint16_t DCMI_CaptureRate; /*!< Specifies the frequency of frame capture: All, 1/2 or 1/4. + This parameter can be a value of @ref DCMI_Capture_Rate */ + + uint16_t DCMI_ExtendedDataMode; /*!< Specifies the data width: 8-bit, 10-bit, 12-bit or 14-bit. + This parameter can be a value of @ref DCMI_Extended_Data_Mode */ +} DCMI_InitTypeDef; + +/** + * @brief DCMI CROP Init structure definition + */ +typedef struct +{ + uint16_t DCMI_VerticalStartLine; /*!< Specifies the Vertical start line count from which the image capture + will start. This parameter can be a value between 0x00 and 0x1FFF */ + + uint16_t DCMI_HorizontalOffsetCount; /*!< Specifies the number of pixel clocks to count before starting a capture. + This parameter can be a value between 0x00 and 0x3FFF */ + + uint16_t DCMI_VerticalLineCount; /*!< Specifies the number of lines to be captured from the starting point. + This parameter can be a value between 0x00 and 0x3FFF */ + + uint16_t DCMI_CaptureCount; /*!< Specifies the number of pixel clocks to be captured from the starting + point on the same line. + This parameter can be a value between 0x00 and 0x3FFF */ +} DCMI_CROPInitTypeDef; + +/** + * @brief DCMI Embedded Synchronisation CODE Init structure definition + */ +typedef struct +{ + uint8_t DCMI_FrameStartCode; /*!< Specifies the code of the frame start delimiter. */ + uint8_t DCMI_LineStartCode; /*!< Specifies the code of the line start delimiter. */ + uint8_t DCMI_LineEndCode; /*!< Specifies the code of the line end delimiter. */ + uint8_t DCMI_FrameEndCode; /*!< Specifies the code of the frame end delimiter. */ +} DCMI_CodesInitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DCMI_Exported_Constants + * @{ + */ + +/** @defgroup DCMI_Capture_Mode + * @{ + */ +#define DCMI_CaptureMode_Continuous ((uint16_t)0x0000) /*!< The received data are transferred continuously + into the destination memory through the DMA */ +#define DCMI_CaptureMode_SnapShot ((uint16_t)0x0002) /*!< Once activated, the interface waits for the start of + frame and then transfers a single frame through the DMA */ +#define IS_DCMI_CAPTURE_MODE(MODE)(((MODE) == DCMI_CaptureMode_Continuous) || \ + ((MODE) == DCMI_CaptureMode_SnapShot)) +/** + * @} + */ + + +/** @defgroup DCMI_Synchronization_Mode + * @{ + */ +#define DCMI_SynchroMode_Hardware ((uint16_t)0x0000) /*!< Hardware synchronization data capture (frame/line start/stop) + is synchronized with the HSYNC/VSYNC signals */ +#define DCMI_SynchroMode_Embedded ((uint16_t)0x0010) /*!< Embedded synchronization data capture is synchronized with + synchronization codes embedded in the data flow */ +#define IS_DCMI_SYNCHRO(MODE)(((MODE) == DCMI_SynchroMode_Hardware) || \ + ((MODE) == DCMI_SynchroMode_Embedded)) +/** + * @} + */ + + +/** @defgroup DCMI_PIXCK_Polarity + * @{ + */ +#define DCMI_PCKPolarity_Falling ((uint16_t)0x0000) /*!< Pixel clock active on Falling edge */ +#define DCMI_PCKPolarity_Rising ((uint16_t)0x0020) /*!< Pixel clock active on Rising edge */ +#define IS_DCMI_PCKPOLARITY(POLARITY)(((POLARITY) == DCMI_PCKPolarity_Falling) || \ + ((POLARITY) == DCMI_PCKPolarity_Rising)) +/** + * @} + */ + + +/** @defgroup DCMI_VSYNC_Polarity + * @{ + */ +#define DCMI_VSPolarity_Low ((uint16_t)0x0000) /*!< Vertical synchronization active Low */ +#define DCMI_VSPolarity_High ((uint16_t)0x0080) /*!< Vertical synchronization active High */ +#define IS_DCMI_VSPOLARITY(POLARITY)(((POLARITY) == DCMI_VSPolarity_Low) || \ + ((POLARITY) == DCMI_VSPolarity_High)) +/** + * @} + */ + + +/** @defgroup DCMI_HSYNC_Polarity + * @{ + */ +#define DCMI_HSPolarity_Low ((uint16_t)0x0000) /*!< Horizontal synchronization active Low */ +#define DCMI_HSPolarity_High ((uint16_t)0x0040) /*!< Horizontal synchronization active High */ +#define IS_DCMI_HSPOLARITY(POLARITY)(((POLARITY) == DCMI_HSPolarity_Low) || \ + ((POLARITY) == DCMI_HSPolarity_High)) +/** + * @} + */ + + +/** @defgroup DCMI_Capture_Rate + * @{ + */ +#define DCMI_CaptureRate_All_Frame ((uint16_t)0x0000) /*!< All frames are captured */ +#define DCMI_CaptureRate_1of2_Frame ((uint16_t)0x0100) /*!< Every alternate frame captured */ +#define DCMI_CaptureRate_1of4_Frame ((uint16_t)0x0200) /*!< One frame in 4 frames captured */ +#define IS_DCMI_CAPTURE_RATE(RATE) (((RATE) == DCMI_CaptureRate_All_Frame) || \ + ((RATE) == DCMI_CaptureRate_1of2_Frame) ||\ + ((RATE) == DCMI_CaptureRate_1of4_Frame)) +/** + * @} + */ + + +/** @defgroup DCMI_Extended_Data_Mode + * @{ + */ +#define DCMI_ExtendedDataMode_8b ((uint16_t)0x0000) /*!< Interface captures 8-bit data on every pixel clock */ +#define DCMI_ExtendedDataMode_10b ((uint16_t)0x0400) /*!< Interface captures 10-bit data on every pixel clock */ +#define DCMI_ExtendedDataMode_12b ((uint16_t)0x0800) /*!< Interface captures 12-bit data on every pixel clock */ +#define DCMI_ExtendedDataMode_14b ((uint16_t)0x0C00) /*!< Interface captures 14-bit data on every pixel clock */ +#define IS_DCMI_EXTENDED_DATA(DATA)(((DATA) == DCMI_ExtendedDataMode_8b) || \ + ((DATA) == DCMI_ExtendedDataMode_10b) ||\ + ((DATA) == DCMI_ExtendedDataMode_12b) ||\ + ((DATA) == DCMI_ExtendedDataMode_14b)) +/** + * @} + */ + + +/** @defgroup DCMI_interrupt_sources + * @{ + */ +#define DCMI_IT_FRAME ((uint16_t)0x0001) +#define DCMI_IT_OVF ((uint16_t)0x0002) +#define DCMI_IT_ERR ((uint16_t)0x0004) +#define DCMI_IT_VSYNC ((uint16_t)0x0008) +#define DCMI_IT_LINE ((uint16_t)0x0010) +#define IS_DCMI_CONFIG_IT(IT) ((((IT) & (uint16_t)0xFFE0) == 0x0000) && ((IT) != 0x0000)) +#define IS_DCMI_GET_IT(IT) (((IT) == DCMI_IT_FRAME) || \ + ((IT) == DCMI_IT_OVF) || \ + ((IT) == DCMI_IT_ERR) || \ + ((IT) == DCMI_IT_VSYNC) || \ + ((IT) == DCMI_IT_LINE)) +/** + * @} + */ + + +/** @defgroup DCMI_Flags + * @{ + */ +/** + * @brief DCMI SR register + */ +#define DCMI_FLAG_HSYNC ((uint16_t)0x2001) +#define DCMI_FLAG_VSYNC ((uint16_t)0x2002) +#define DCMI_FLAG_FNE ((uint16_t)0x2004) +/** + * @brief DCMI RISR register + */ +#define DCMI_FLAG_FRAMERI ((uint16_t)0x0001) +#define DCMI_FLAG_OVFRI ((uint16_t)0x0002) +#define DCMI_FLAG_ERRRI ((uint16_t)0x0004) +#define DCMI_FLAG_VSYNCRI ((uint16_t)0x0008) +#define DCMI_FLAG_LINERI ((uint16_t)0x0010) +/** + * @brief DCMI MISR register + */ +#define DCMI_FLAG_FRAMEMI ((uint16_t)0x1001) +#define DCMI_FLAG_OVFMI ((uint16_t)0x1002) +#define DCMI_FLAG_ERRMI ((uint16_t)0x1004) +#define DCMI_FLAG_VSYNCMI ((uint16_t)0x1008) +#define DCMI_FLAG_LINEMI ((uint16_t)0x1010) +#define IS_DCMI_GET_FLAG(FLAG) (((FLAG) == DCMI_FLAG_HSYNC) || \ + ((FLAG) == DCMI_FLAG_VSYNC) || \ + ((FLAG) == DCMI_FLAG_FNE) || \ + ((FLAG) == DCMI_FLAG_FRAMERI) || \ + ((FLAG) == DCMI_FLAG_OVFRI) || \ + ((FLAG) == DCMI_FLAG_ERRRI) || \ + ((FLAG) == DCMI_FLAG_VSYNCRI) || \ + ((FLAG) == DCMI_FLAG_LINERI) || \ + ((FLAG) == DCMI_FLAG_FRAMEMI) || \ + ((FLAG) == DCMI_FLAG_OVFMI) || \ + ((FLAG) == DCMI_FLAG_ERRMI) || \ + ((FLAG) == DCMI_FLAG_VSYNCMI) || \ + ((FLAG) == DCMI_FLAG_LINEMI)) + +#define IS_DCMI_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFFE0) == 0x0000) && ((FLAG) != 0x0000)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the DCMI configuration to the default reset state ****/ +void DCMI_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct); +void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct); +void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct); +void DCMI_CROPCmd(FunctionalState NewState); +void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct); +void DCMI_JPEGCmd(FunctionalState NewState); + +/* Image capture functions ****************************************************/ +void DCMI_Cmd(FunctionalState NewState); +void DCMI_CaptureCmd(FunctionalState NewState); +uint32_t DCMI_ReadData(void); + +/* Interrupts and flags management functions **********************************/ +void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState); +FlagStatus DCMI_GetFlagStatus(uint16_t DCMI_FLAG); +void DCMI_ClearFlag(uint16_t DCMI_FLAG); +ITStatus DCMI_GetITStatus(uint16_t DCMI_IT); +void DCMI_ClearITPendingBit(uint16_t DCMI_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_DCMI_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_dma.h b/libs/BSP/stm32f4xx_dma.h new file mode 100644 index 0000000..3a105d1 --- /dev/null +++ b/libs/BSP/stm32f4xx_dma.h @@ -0,0 +1,609 @@ +/** + ****************************************************************************** + * @file stm32f4xx_dma.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the DMA firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_DMA_H +#define __STM32F4xx_DMA_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup DMA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief DMA Init structure definition + */ + +typedef struct +{ + uint32_t DMA_Channel; /*!< Specifies the channel used for the specified stream. + This parameter can be a value of @ref DMA_channel */ + + uint32_t DMA_PeripheralBaseAddr; /*!< Specifies the peripheral base address for DMAy Streamx. */ + + uint32_t DMA_Memory0BaseAddr; /*!< Specifies the memory 0 base address for DMAy Streamx. + This memory is the default memory used when double buffer mode is + not enabled. */ + + uint32_t DMA_DIR; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_data_transfer_direction */ + + uint32_t DMA_BufferSize; /*!< Specifies the buffer size, in data unit, of the specified Stream. + The data unit is equal to the configuration set in DMA_PeripheralDataSize + or DMA_MemoryDataSize members depending in the transfer direction. */ + + uint32_t DMA_PeripheralInc; /*!< Specifies whether the Peripheral address register should be incremented or not. + This parameter can be a value of @ref DMA_peripheral_incremented_mode */ + + uint32_t DMA_MemoryInc; /*!< Specifies whether the memory address register should be incremented or not. + This parameter can be a value of @ref DMA_memory_incremented_mode */ + + uint32_t DMA_PeripheralDataSize; /*!< Specifies the Peripheral data width. + This parameter can be a value of @ref DMA_peripheral_data_size */ + + uint32_t DMA_MemoryDataSize; /*!< Specifies the Memory data width. + This parameter can be a value of @ref DMA_memory_data_size */ + + uint32_t DMA_Mode; /*!< Specifies the operation mode of the DMAy Streamx. + This parameter can be a value of @ref DMA_circular_normal_mode + @note The circular buffer mode cannot be used if the memory-to-memory + data transfer is configured on the selected Stream */ + + uint32_t DMA_Priority; /*!< Specifies the software priority for the DMAy Streamx. + This parameter can be a value of @ref DMA_priority_level */ + + uint32_t DMA_FIFOMode; /*!< Specifies if the FIFO mode or Direct mode will be used for the specified Stream. + This parameter can be a value of @ref DMA_fifo_direct_mode + @note The Direct mode (FIFO mode disabled) cannot be used if the + memory-to-memory data transfer is configured on the selected Stream */ + + uint32_t DMA_FIFOThreshold; /*!< Specifies the FIFO threshold level. + This parameter can be a value of @ref DMA_fifo_threshold_level */ + + uint32_t DMA_MemoryBurst; /*!< Specifies the Burst transfer configuration for the memory transfers. + It specifies the amount of data to be transferred in a single non interruptable + transaction. This parameter can be a value of @ref DMA_memory_burst + @note The burst mode is possible only if the address Increment mode is enabled. */ + + uint32_t DMA_PeripheralBurst; /*!< Specifies the Burst transfer configuration for the peripheral transfers. + It specifies the amount of data to be transferred in a single non interruptable + transaction. This parameter can be a value of @ref DMA_peripheral_burst + @note The burst mode is possible only if the address Increment mode is enabled. */ +}DMA_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Constants + * @{ + */ + +#define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Stream0) || \ + ((PERIPH) == DMA1_Stream1) || \ + ((PERIPH) == DMA1_Stream2) || \ + ((PERIPH) == DMA1_Stream3) || \ + ((PERIPH) == DMA1_Stream4) || \ + ((PERIPH) == DMA1_Stream5) || \ + ((PERIPH) == DMA1_Stream6) || \ + ((PERIPH) == DMA1_Stream7) || \ + ((PERIPH) == DMA2_Stream0) || \ + ((PERIPH) == DMA2_Stream1) || \ + ((PERIPH) == DMA2_Stream2) || \ + ((PERIPH) == DMA2_Stream3) || \ + ((PERIPH) == DMA2_Stream4) || \ + ((PERIPH) == DMA2_Stream5) || \ + ((PERIPH) == DMA2_Stream6) || \ + ((PERIPH) == DMA2_Stream7)) + +#define IS_DMA_ALL_CONTROLLER(CONTROLLER) (((CONTROLLER) == DMA1) || \ + ((CONTROLLER) == DMA2)) + +/** @defgroup DMA_channel + * @{ + */ +#define DMA_Channel_0 ((uint32_t)0x00000000) +#define DMA_Channel_1 ((uint32_t)0x02000000) +#define DMA_Channel_2 ((uint32_t)0x04000000) +#define DMA_Channel_3 ((uint32_t)0x06000000) +#define DMA_Channel_4 ((uint32_t)0x08000000) +#define DMA_Channel_5 ((uint32_t)0x0A000000) +#define DMA_Channel_6 ((uint32_t)0x0C000000) +#define DMA_Channel_7 ((uint32_t)0x0E000000) + +#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_Channel_0) || \ + ((CHANNEL) == DMA_Channel_1) || \ + ((CHANNEL) == DMA_Channel_2) || \ + ((CHANNEL) == DMA_Channel_3) || \ + ((CHANNEL) == DMA_Channel_4) || \ + ((CHANNEL) == DMA_Channel_5) || \ + ((CHANNEL) == DMA_Channel_6) || \ + ((CHANNEL) == DMA_Channel_7)) +/** + * @} + */ + + +/** @defgroup DMA_data_transfer_direction + * @{ + */ +#define DMA_DIR_PeripheralToMemory ((uint32_t)0x00000000) +#define DMA_DIR_MemoryToPeripheral ((uint32_t)0x00000040) +#define DMA_DIR_MemoryToMemory ((uint32_t)0x00000080) + +#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_DIR_PeripheralToMemory ) || \ + ((DIRECTION) == DMA_DIR_MemoryToPeripheral) || \ + ((DIRECTION) == DMA_DIR_MemoryToMemory)) +/** + * @} + */ + + +/** @defgroup DMA_data_buffer_size + * @{ + */ +#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000)) +/** + * @} + */ + + +/** @defgroup DMA_peripheral_incremented_mode + * @{ + */ +#define DMA_PeripheralInc_Enable ((uint32_t)0x00000200) +#define DMA_PeripheralInc_Disable ((uint32_t)0x00000000) + +#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || \ + ((STATE) == DMA_PeripheralInc_Disable)) +/** + * @} + */ + + +/** @defgroup DMA_memory_incremented_mode + * @{ + */ +#define DMA_MemoryInc_Enable ((uint32_t)0x00000400) +#define DMA_MemoryInc_Disable ((uint32_t)0x00000000) + +#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || \ + ((STATE) == DMA_MemoryInc_Disable)) +/** + * @} + */ + + +/** @defgroup DMA_peripheral_data_size + * @{ + */ +#define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000) +#define DMA_PeripheralDataSize_HalfWord ((uint32_t)0x00000800) +#define DMA_PeripheralDataSize_Word ((uint32_t)0x00001000) + +#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \ + ((SIZE) == DMA_PeripheralDataSize_HalfWord) || \ + ((SIZE) == DMA_PeripheralDataSize_Word)) +/** + * @} + */ + + +/** @defgroup DMA_memory_data_size + * @{ + */ +#define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000) +#define DMA_MemoryDataSize_HalfWord ((uint32_t)0x00002000) +#define DMA_MemoryDataSize_Word ((uint32_t)0x00004000) + +#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \ + ((SIZE) == DMA_MemoryDataSize_HalfWord) || \ + ((SIZE) == DMA_MemoryDataSize_Word )) +/** + * @} + */ + + +/** @defgroup DMA_circular_normal_mode + * @{ + */ +#define DMA_Mode_Normal ((uint32_t)0x00000000) +#define DMA_Mode_Circular ((uint32_t)0x00000100) + +#define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Normal ) || \ + ((MODE) == DMA_Mode_Circular)) +/** + * @} + */ + + +/** @defgroup DMA_priority_level + * @{ + */ +#define DMA_Priority_Low ((uint32_t)0x00000000) +#define DMA_Priority_Medium ((uint32_t)0x00010000) +#define DMA_Priority_High ((uint32_t)0x00020000) +#define DMA_Priority_VeryHigh ((uint32_t)0x00030000) + +#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_Low ) || \ + ((PRIORITY) == DMA_Priority_Medium) || \ + ((PRIORITY) == DMA_Priority_High) || \ + ((PRIORITY) == DMA_Priority_VeryHigh)) +/** + * @} + */ + + +/** @defgroup DMA_fifo_direct_mode + * @{ + */ +#define DMA_FIFOMode_Disable ((uint32_t)0x00000000) +#define DMA_FIFOMode_Enable ((uint32_t)0x00000004) + +#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMode_Disable ) || \ + ((STATE) == DMA_FIFOMode_Enable)) +/** + * @} + */ + + +/** @defgroup DMA_fifo_threshold_level + * @{ + */ +#define DMA_FIFOThreshold_1QuarterFull ((uint32_t)0x00000000) +#define DMA_FIFOThreshold_HalfFull ((uint32_t)0x00000001) +#define DMA_FIFOThreshold_3QuartersFull ((uint32_t)0x00000002) +#define DMA_FIFOThreshold_Full ((uint32_t)0x00000003) + +#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFOThreshold_1QuarterFull ) || \ + ((THRESHOLD) == DMA_FIFOThreshold_HalfFull) || \ + ((THRESHOLD) == DMA_FIFOThreshold_3QuartersFull) || \ + ((THRESHOLD) == DMA_FIFOThreshold_Full)) +/** + * @} + */ + + +/** @defgroup DMA_memory_burst + * @{ + */ +#define DMA_MemoryBurst_Single ((uint32_t)0x00000000) +#define DMA_MemoryBurst_INC4 ((uint32_t)0x00800000) +#define DMA_MemoryBurst_INC8 ((uint32_t)0x01000000) +#define DMA_MemoryBurst_INC16 ((uint32_t)0x01800000) + +#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MemoryBurst_Single) || \ + ((BURST) == DMA_MemoryBurst_INC4) || \ + ((BURST) == DMA_MemoryBurst_INC8) || \ + ((BURST) == DMA_MemoryBurst_INC16)) +/** + * @} + */ + + +/** @defgroup DMA_peripheral_burst + * @{ + */ +#define DMA_PeripheralBurst_Single ((uint32_t)0x00000000) +#define DMA_PeripheralBurst_INC4 ((uint32_t)0x00200000) +#define DMA_PeripheralBurst_INC8 ((uint32_t)0x00400000) +#define DMA_PeripheralBurst_INC16 ((uint32_t)0x00600000) + +#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PeripheralBurst_Single) || \ + ((BURST) == DMA_PeripheralBurst_INC4) || \ + ((BURST) == DMA_PeripheralBurst_INC8) || \ + ((BURST) == DMA_PeripheralBurst_INC16)) +/** + * @} + */ + + +/** @defgroup DMA_fifo_status_level + * @{ + */ +#define DMA_FIFOStatus_Less1QuarterFull ((uint32_t)0x00000000 << 3) +#define DMA_FIFOStatus_1QuarterFull ((uint32_t)0x00000001 << 3) +#define DMA_FIFOStatus_HalfFull ((uint32_t)0x00000002 << 3) +#define DMA_FIFOStatus_3QuartersFull ((uint32_t)0x00000003 << 3) +#define DMA_FIFOStatus_Empty ((uint32_t)0x00000004 << 3) +#define DMA_FIFOStatus_Full ((uint32_t)0x00000005 << 3) + +#define IS_DMA_FIFO_STATUS(STATUS) (((STATUS) == DMA_FIFOStatus_Less1QuarterFull ) || \ + ((STATUS) == DMA_FIFOStatus_HalfFull) || \ + ((STATUS) == DMA_FIFOStatus_1QuarterFull) || \ + ((STATUS) == DMA_FIFOStatus_3QuartersFull) || \ + ((STATUS) == DMA_FIFOStatus_Full) || \ + ((STATUS) == DMA_FIFOStatus_Empty)) +/** + * @} + */ + +/** @defgroup DMA_flags_definition + * @{ + */ +#define DMA_FLAG_FEIF0 ((uint32_t)0x10800001) +#define DMA_FLAG_DMEIF0 ((uint32_t)0x10800004) +#define DMA_FLAG_TEIF0 ((uint32_t)0x10000008) +#define DMA_FLAG_HTIF0 ((uint32_t)0x10000010) +#define DMA_FLAG_TCIF0 ((uint32_t)0x10000020) +#define DMA_FLAG_FEIF1 ((uint32_t)0x10000040) +#define DMA_FLAG_DMEIF1 ((uint32_t)0x10000100) +#define DMA_FLAG_TEIF1 ((uint32_t)0x10000200) +#define DMA_FLAG_HTIF1 ((uint32_t)0x10000400) +#define DMA_FLAG_TCIF1 ((uint32_t)0x10000800) +#define DMA_FLAG_FEIF2 ((uint32_t)0x10010000) +#define DMA_FLAG_DMEIF2 ((uint32_t)0x10040000) +#define DMA_FLAG_TEIF2 ((uint32_t)0x10080000) +#define DMA_FLAG_HTIF2 ((uint32_t)0x10100000) +#define DMA_FLAG_TCIF2 ((uint32_t)0x10200000) +#define DMA_FLAG_FEIF3 ((uint32_t)0x10400000) +#define DMA_FLAG_DMEIF3 ((uint32_t)0x11000000) +#define DMA_FLAG_TEIF3 ((uint32_t)0x12000000) +#define DMA_FLAG_HTIF3 ((uint32_t)0x14000000) +#define DMA_FLAG_TCIF3 ((uint32_t)0x18000000) +#define DMA_FLAG_FEIF4 ((uint32_t)0x20000001) +#define DMA_FLAG_DMEIF4 ((uint32_t)0x20000004) +#define DMA_FLAG_TEIF4 ((uint32_t)0x20000008) +#define DMA_FLAG_HTIF4 ((uint32_t)0x20000010) +#define DMA_FLAG_TCIF4 ((uint32_t)0x20000020) +#define DMA_FLAG_FEIF5 ((uint32_t)0x20000040) +#define DMA_FLAG_DMEIF5 ((uint32_t)0x20000100) +#define DMA_FLAG_TEIF5 ((uint32_t)0x20000200) +#define DMA_FLAG_HTIF5 ((uint32_t)0x20000400) +#define DMA_FLAG_TCIF5 ((uint32_t)0x20000800) +#define DMA_FLAG_FEIF6 ((uint32_t)0x20010000) +#define DMA_FLAG_DMEIF6 ((uint32_t)0x20040000) +#define DMA_FLAG_TEIF6 ((uint32_t)0x20080000) +#define DMA_FLAG_HTIF6 ((uint32_t)0x20100000) +#define DMA_FLAG_TCIF6 ((uint32_t)0x20200000) +#define DMA_FLAG_FEIF7 ((uint32_t)0x20400000) +#define DMA_FLAG_DMEIF7 ((uint32_t)0x21000000) +#define DMA_FLAG_TEIF7 ((uint32_t)0x22000000) +#define DMA_FLAG_HTIF7 ((uint32_t)0x24000000) +#define DMA_FLAG_TCIF7 ((uint32_t)0x28000000) + +#define IS_DMA_CLEAR_FLAG(FLAG) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \ + (((FLAG) & 0xC002F082) == 0x00) && ((FLAG) != 0x00)) + +#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA_FLAG_TCIF0) || ((FLAG) == DMA_FLAG_HTIF0) || \ + ((FLAG) == DMA_FLAG_TEIF0) || ((FLAG) == DMA_FLAG_DMEIF0) || \ + ((FLAG) == DMA_FLAG_FEIF0) || ((FLAG) == DMA_FLAG_TCIF1) || \ + ((FLAG) == DMA_FLAG_HTIF1) || ((FLAG) == DMA_FLAG_TEIF1) || \ + ((FLAG) == DMA_FLAG_DMEIF1) || ((FLAG) == DMA_FLAG_FEIF1) || \ + ((FLAG) == DMA_FLAG_TCIF2) || ((FLAG) == DMA_FLAG_HTIF2) || \ + ((FLAG) == DMA_FLAG_TEIF2) || ((FLAG) == DMA_FLAG_DMEIF2) || \ + ((FLAG) == DMA_FLAG_FEIF2) || ((FLAG) == DMA_FLAG_TCIF3) || \ + ((FLAG) == DMA_FLAG_HTIF3) || ((FLAG) == DMA_FLAG_TEIF3) || \ + ((FLAG) == DMA_FLAG_DMEIF3) || ((FLAG) == DMA_FLAG_FEIF3) || \ + ((FLAG) == DMA_FLAG_TCIF4) || ((FLAG) == DMA_FLAG_HTIF4) || \ + ((FLAG) == DMA_FLAG_TEIF4) || ((FLAG) == DMA_FLAG_DMEIF4) || \ + ((FLAG) == DMA_FLAG_FEIF4) || ((FLAG) == DMA_FLAG_TCIF5) || \ + ((FLAG) == DMA_FLAG_HTIF5) || ((FLAG) == DMA_FLAG_TEIF5) || \ + ((FLAG) == DMA_FLAG_DMEIF5) || ((FLAG) == DMA_FLAG_FEIF5) || \ + ((FLAG) == DMA_FLAG_TCIF6) || ((FLAG) == DMA_FLAG_HTIF6) || \ + ((FLAG) == DMA_FLAG_TEIF6) || ((FLAG) == DMA_FLAG_DMEIF6) || \ + ((FLAG) == DMA_FLAG_FEIF6) || ((FLAG) == DMA_FLAG_TCIF7) || \ + ((FLAG) == DMA_FLAG_HTIF7) || ((FLAG) == DMA_FLAG_TEIF7) || \ + ((FLAG) == DMA_FLAG_DMEIF7) || ((FLAG) == DMA_FLAG_FEIF7)) +/** + * @} + */ + + +/** @defgroup DMA_interrupt_enable_definitions + * @{ + */ +#define DMA_IT_TC ((uint32_t)0x00000010) +#define DMA_IT_HT ((uint32_t)0x00000008) +#define DMA_IT_TE ((uint32_t)0x00000004) +#define DMA_IT_DME ((uint32_t)0x00000002) +#define DMA_IT_FE ((uint32_t)0x00000080) + +#define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFF61) == 0x00) && ((IT) != 0x00)) +/** + * @} + */ + + +/** @defgroup DMA_interrupts_definitions + * @{ + */ +#define DMA_IT_FEIF0 ((uint32_t)0x90000001) +#define DMA_IT_DMEIF0 ((uint32_t)0x10001004) +#define DMA_IT_TEIF0 ((uint32_t)0x10002008) +#define DMA_IT_HTIF0 ((uint32_t)0x10004010) +#define DMA_IT_TCIF0 ((uint32_t)0x10008020) +#define DMA_IT_FEIF1 ((uint32_t)0x90000040) +#define DMA_IT_DMEIF1 ((uint32_t)0x10001100) +#define DMA_IT_TEIF1 ((uint32_t)0x10002200) +#define DMA_IT_HTIF1 ((uint32_t)0x10004400) +#define DMA_IT_TCIF1 ((uint32_t)0x10008800) +#define DMA_IT_FEIF2 ((uint32_t)0x90010000) +#define DMA_IT_DMEIF2 ((uint32_t)0x10041000) +#define DMA_IT_TEIF2 ((uint32_t)0x10082000) +#define DMA_IT_HTIF2 ((uint32_t)0x10104000) +#define DMA_IT_TCIF2 ((uint32_t)0x10208000) +#define DMA_IT_FEIF3 ((uint32_t)0x90400000) +#define DMA_IT_DMEIF3 ((uint32_t)0x11001000) +#define DMA_IT_TEIF3 ((uint32_t)0x12002000) +#define DMA_IT_HTIF3 ((uint32_t)0x14004000) +#define DMA_IT_TCIF3 ((uint32_t)0x18008000) +#define DMA_IT_FEIF4 ((uint32_t)0xA0000001) +#define DMA_IT_DMEIF4 ((uint32_t)0x20001004) +#define DMA_IT_TEIF4 ((uint32_t)0x20002008) +#define DMA_IT_HTIF4 ((uint32_t)0x20004010) +#define DMA_IT_TCIF4 ((uint32_t)0x20008020) +#define DMA_IT_FEIF5 ((uint32_t)0xA0000040) +#define DMA_IT_DMEIF5 ((uint32_t)0x20001100) +#define DMA_IT_TEIF5 ((uint32_t)0x20002200) +#define DMA_IT_HTIF5 ((uint32_t)0x20004400) +#define DMA_IT_TCIF5 ((uint32_t)0x20008800) +#define DMA_IT_FEIF6 ((uint32_t)0xA0010000) +#define DMA_IT_DMEIF6 ((uint32_t)0x20041000) +#define DMA_IT_TEIF6 ((uint32_t)0x20082000) +#define DMA_IT_HTIF6 ((uint32_t)0x20104000) +#define DMA_IT_TCIF6 ((uint32_t)0x20208000) +#define DMA_IT_FEIF7 ((uint32_t)0xA0400000) +#define DMA_IT_DMEIF7 ((uint32_t)0x21001000) +#define DMA_IT_TEIF7 ((uint32_t)0x22002000) +#define DMA_IT_HTIF7 ((uint32_t)0x24004000) +#define DMA_IT_TCIF7 ((uint32_t)0x28008000) + +#define IS_DMA_CLEAR_IT(IT) ((((IT) & 0x30000000) != 0x30000000) && \ + (((IT) & 0x30000000) != 0) && ((IT) != 0x00) && \ + (((IT) & 0x40820082) == 0x00)) + +#define IS_DMA_GET_IT(IT) (((IT) == DMA_IT_TCIF0) || ((IT) == DMA_IT_HTIF0) || \ + ((IT) == DMA_IT_TEIF0) || ((IT) == DMA_IT_DMEIF0) || \ + ((IT) == DMA_IT_FEIF0) || ((IT) == DMA_IT_TCIF1) || \ + ((IT) == DMA_IT_HTIF1) || ((IT) == DMA_IT_TEIF1) || \ + ((IT) == DMA_IT_DMEIF1)|| ((IT) == DMA_IT_FEIF1) || \ + ((IT) == DMA_IT_TCIF2) || ((IT) == DMA_IT_HTIF2) || \ + ((IT) == DMA_IT_TEIF2) || ((IT) == DMA_IT_DMEIF2) || \ + ((IT) == DMA_IT_FEIF2) || ((IT) == DMA_IT_TCIF3) || \ + ((IT) == DMA_IT_HTIF3) || ((IT) == DMA_IT_TEIF3) || \ + ((IT) == DMA_IT_DMEIF3)|| ((IT) == DMA_IT_FEIF3) || \ + ((IT) == DMA_IT_TCIF4) || ((IT) == DMA_IT_HTIF4) || \ + ((IT) == DMA_IT_TEIF4) || ((IT) == DMA_IT_DMEIF4) || \ + ((IT) == DMA_IT_FEIF4) || ((IT) == DMA_IT_TCIF5) || \ + ((IT) == DMA_IT_HTIF5) || ((IT) == DMA_IT_TEIF5) || \ + ((IT) == DMA_IT_DMEIF5)|| ((IT) == DMA_IT_FEIF5) || \ + ((IT) == DMA_IT_TCIF6) || ((IT) == DMA_IT_HTIF6) || \ + ((IT) == DMA_IT_TEIF6) || ((IT) == DMA_IT_DMEIF6) || \ + ((IT) == DMA_IT_FEIF6) || ((IT) == DMA_IT_TCIF7) || \ + ((IT) == DMA_IT_HTIF7) || ((IT) == DMA_IT_TEIF7) || \ + ((IT) == DMA_IT_DMEIF7)|| ((IT) == DMA_IT_FEIF7)) +/** + * @} + */ + + +/** @defgroup DMA_peripheral_increment_offset + * @{ + */ +#define DMA_PINCOS_Psize ((uint32_t)0x00000000) +#define DMA_PINCOS_WordAligned ((uint32_t)0x00008000) + +#define IS_DMA_PINCOS_SIZE(SIZE) (((SIZE) == DMA_PINCOS_Psize) || \ + ((SIZE) == DMA_PINCOS_WordAligned)) +/** + * @} + */ + + +/** @defgroup DMA_flow_controller_definitions + * @{ + */ +#define DMA_FlowCtrl_Memory ((uint32_t)0x00000000) +#define DMA_FlowCtrl_Peripheral ((uint32_t)0x00000020) + +#define IS_DMA_FLOW_CTRL(CTRL) (((CTRL) == DMA_FlowCtrl_Memory) || \ + ((CTRL) == DMA_FlowCtrl_Peripheral)) +/** + * @} + */ + + +/** @defgroup DMA_memory_targets_definitions + * @{ + */ +#define DMA_Memory_0 ((uint32_t)0x00000000) +#define DMA_Memory_1 ((uint32_t)0x00080000) + +#define IS_DMA_CURRENT_MEM(MEM) (((MEM) == DMA_Memory_0) || ((MEM) == DMA_Memory_1)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the DMA configuration to the default reset state *****/ +void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx); + +/* Initialization and Configuration functions *********************************/ +void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct); +void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct); +void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState); + +/* Optional Configuration functions *******************************************/ +void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos); +void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl); + +/* Data Counter functions *****************************************************/ +void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter); +uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx); + +/* Double Buffer mode functions ***********************************************/ +void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr, + uint32_t DMA_CurrentMemory); +void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState); +void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr, + uint32_t DMA_MemoryTarget); +uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx); + +/* Interrupts and flags management functions **********************************/ +FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); +uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); +FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG); +void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG); +void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState); +ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT); +void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_DMA_H */ + +/** + * @} + */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_exti.h b/libs/BSP/stm32f4xx_exti.h new file mode 100644 index 0000000..39105e3 --- /dev/null +++ b/libs/BSP/stm32f4xx_exti.h @@ -0,0 +1,183 @@ +/** + ****************************************************************************** + * @file stm32f4xx_exti.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the EXTI firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_EXTI_H +#define __STM32F4xx_EXTI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup EXTI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief EXTI mode enumeration + */ + +typedef enum +{ + EXTI_Mode_Interrupt = 0x00, + EXTI_Mode_Event = 0x04 +}EXTIMode_TypeDef; + +#define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event)) + +/** + * @brief EXTI Trigger enumeration + */ + +typedef enum +{ + EXTI_Trigger_Rising = 0x08, + EXTI_Trigger_Falling = 0x0C, + EXTI_Trigger_Rising_Falling = 0x10 +}EXTITrigger_TypeDef; + +#define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || \ + ((TRIGGER) == EXTI_Trigger_Falling) || \ + ((TRIGGER) == EXTI_Trigger_Rising_Falling)) +/** + * @brief EXTI Init Structure definition + */ + +typedef struct +{ + uint32_t EXTI_Line; /*!< Specifies the EXTI lines to be enabled or disabled. + This parameter can be any combination value of @ref EXTI_Lines */ + + EXTIMode_TypeDef EXTI_Mode; /*!< Specifies the mode for the EXTI lines. + This parameter can be a value of @ref EXTIMode_TypeDef */ + + EXTITrigger_TypeDef EXTI_Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. + This parameter can be a value of @ref EXTITrigger_TypeDef */ + + FunctionalState EXTI_LineCmd; /*!< Specifies the new state of the selected EXTI lines. + This parameter can be set either to ENABLE or DISABLE */ +}EXTI_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup EXTI_Exported_Constants + * @{ + */ + +/** @defgroup EXTI_Lines + * @{ + */ + +#define EXTI_Line0 ((uint32_t)0x00001) /*!< External interrupt line 0 */ +#define EXTI_Line1 ((uint32_t)0x00002) /*!< External interrupt line 1 */ +#define EXTI_Line2 ((uint32_t)0x00004) /*!< External interrupt line 2 */ +#define EXTI_Line3 ((uint32_t)0x00008) /*!< External interrupt line 3 */ +#define EXTI_Line4 ((uint32_t)0x00010) /*!< External interrupt line 4 */ +#define EXTI_Line5 ((uint32_t)0x00020) /*!< External interrupt line 5 */ +#define EXTI_Line6 ((uint32_t)0x00040) /*!< External interrupt line 6 */ +#define EXTI_Line7 ((uint32_t)0x00080) /*!< External interrupt line 7 */ +#define EXTI_Line8 ((uint32_t)0x00100) /*!< External interrupt line 8 */ +#define EXTI_Line9 ((uint32_t)0x00200) /*!< External interrupt line 9 */ +#define EXTI_Line10 ((uint32_t)0x00400) /*!< External interrupt line 10 */ +#define EXTI_Line11 ((uint32_t)0x00800) /*!< External interrupt line 11 */ +#define EXTI_Line12 ((uint32_t)0x01000) /*!< External interrupt line 12 */ +#define EXTI_Line13 ((uint32_t)0x02000) /*!< External interrupt line 13 */ +#define EXTI_Line14 ((uint32_t)0x04000) /*!< External interrupt line 14 */ +#define EXTI_Line15 ((uint32_t)0x08000) /*!< External interrupt line 15 */ +#define EXTI_Line16 ((uint32_t)0x10000) /*!< External interrupt line 16 Connected to the PVD Output */ +#define EXTI_Line17 ((uint32_t)0x20000) /*!< External interrupt line 17 Connected to the RTC Alarm event */ +#define EXTI_Line18 ((uint32_t)0x40000) /*!< External interrupt line 18 Connected to the USB OTG FS Wakeup from suspend event */ +#define EXTI_Line19 ((uint32_t)0x80000) /*!< External interrupt line 19 Connected to the Ethernet Wakeup event */ +#define EXTI_Line20 ((uint32_t)0x00100000) /*!< External interrupt line 20 Connected to the USB OTG HS (configured in FS) Wakeup event */ +#define EXTI_Line21 ((uint32_t)0x00200000) /*!< External interrupt line 21 Connected to the RTC Tamper and Time Stamp events */ +#define EXTI_Line22 ((uint32_t)0x00400000) /*!< External interrupt line 22 Connected to the RTC Wakeup event */ + +#define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0xFF800000) == 0x00) && ((LINE) != (uint16_t)0x00)) + +#define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || \ + ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || \ + ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || \ + ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || \ + ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || \ + ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || \ + ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || \ + ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || \ + ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || \ + ((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19) || \ + ((LINE) == EXTI_Line20) || ((LINE) == EXTI_Line21) ||\ + ((LINE) == EXTI_Line22)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the EXTI configuration to the default reset state *****/ +void EXTI_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct); +void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct); +void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line); + +/* Interrupts and flags management functions **********************************/ +FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line); +void EXTI_ClearFlag(uint32_t EXTI_Line); +ITStatus EXTI_GetITStatus(uint32_t EXTI_Line); +void EXTI_ClearITPendingBit(uint32_t EXTI_Line); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_EXTI_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_flash.h b/libs/BSP/stm32f4xx_flash.h new file mode 100644 index 0000000..ee3e9a9 --- /dev/null +++ b/libs/BSP/stm32f4xx_flash.h @@ -0,0 +1,482 @@ +/** + ****************************************************************************** + * @file stm32f4xx_flash.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the FLASH + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_FLASH_H +#define __STM32F4xx_FLASH_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup FLASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** + * @brief FLASH Status + */ +typedef enum +{ + FLASH_BUSY = 1, + FLASH_ERROR_RD, + FLASH_ERROR_PGS, + FLASH_ERROR_PGP, + FLASH_ERROR_PGA, + FLASH_ERROR_WRP, + FLASH_ERROR_PROGRAM, + FLASH_ERROR_OPERATION, + FLASH_COMPLETE +}FLASH_Status; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup FLASH_Exported_Constants + * @{ + */ + +/** @defgroup Flash_Latency + * @{ + */ +#define FLASH_Latency_0 ((uint8_t)0x0000) /*!< FLASH Zero Latency cycle */ +#define FLASH_Latency_1 ((uint8_t)0x0001) /*!< FLASH One Latency cycle */ +#define FLASH_Latency_2 ((uint8_t)0x0002) /*!< FLASH Two Latency cycles */ +#define FLASH_Latency_3 ((uint8_t)0x0003) /*!< FLASH Three Latency cycles */ +#define FLASH_Latency_4 ((uint8_t)0x0004) /*!< FLASH Four Latency cycles */ +#define FLASH_Latency_5 ((uint8_t)0x0005) /*!< FLASH Five Latency cycles */ +#define FLASH_Latency_6 ((uint8_t)0x0006) /*!< FLASH Six Latency cycles */ +#define FLASH_Latency_7 ((uint8_t)0x0007) /*!< FLASH Seven Latency cycles */ +#define FLASH_Latency_8 ((uint8_t)0x0008) /*!< FLASH Eight Latency cycles */ +#define FLASH_Latency_9 ((uint8_t)0x0009) /*!< FLASH Nine Latency cycles */ +#define FLASH_Latency_10 ((uint8_t)0x000A) /*!< FLASH Ten Latency cycles */ +#define FLASH_Latency_11 ((uint8_t)0x000B) /*!< FLASH Eleven Latency cycles */ +#define FLASH_Latency_12 ((uint8_t)0x000C) /*!< FLASH Twelve Latency cycles */ +#define FLASH_Latency_13 ((uint8_t)0x000D) /*!< FLASH Thirteen Latency cycles */ +#define FLASH_Latency_14 ((uint8_t)0x000E) /*!< FLASH Fourteen Latency cycles */ +#define FLASH_Latency_15 ((uint8_t)0x000F) /*!< FLASH Fifteen Latency cycles */ + + +#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \ + ((LATENCY) == FLASH_Latency_1) || \ + ((LATENCY) == FLASH_Latency_2) || \ + ((LATENCY) == FLASH_Latency_3) || \ + ((LATENCY) == FLASH_Latency_4) || \ + ((LATENCY) == FLASH_Latency_5) || \ + ((LATENCY) == FLASH_Latency_6) || \ + ((LATENCY) == FLASH_Latency_7) || \ + ((LATENCY) == FLASH_Latency_8) || \ + ((LATENCY) == FLASH_Latency_9) || \ + ((LATENCY) == FLASH_Latency_10) || \ + ((LATENCY) == FLASH_Latency_11) || \ + ((LATENCY) == FLASH_Latency_12) || \ + ((LATENCY) == FLASH_Latency_13) || \ + ((LATENCY) == FLASH_Latency_14) || \ + ((LATENCY) == FLASH_Latency_15)) +/** + * @} + */ + +/** @defgroup FLASH_Voltage_Range + * @{ + */ +#define VoltageRange_1 ((uint8_t)0x00) /*!< Device operating range: 1.8V to 2.1V */ +#define VoltageRange_2 ((uint8_t)0x01) /*!= 0x08000000) && ((ADDRESS) < 0x081FFFFF)) ||\ + (((ADDRESS) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F))) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +#if defined (STM32F40_41xxx) +#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF)) ||\ + (((ADDRESS) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F))) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F401xx) +#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x0803FFFF)) ||\ + (((ADDRESS) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F))) +#endif /* STM32F401xx */ +/** + * @} + */ + +/** @defgroup Option_Bytes_Write_Protection + * @{ + */ +#define OB_WRP_Sector_0 ((uint32_t)0x00000001) /*!< Write protection of Sector0 */ +#define OB_WRP_Sector_1 ((uint32_t)0x00000002) /*!< Write protection of Sector1 */ +#define OB_WRP_Sector_2 ((uint32_t)0x00000004) /*!< Write protection of Sector2 */ +#define OB_WRP_Sector_3 ((uint32_t)0x00000008) /*!< Write protection of Sector3 */ +#define OB_WRP_Sector_4 ((uint32_t)0x00000010) /*!< Write protection of Sector4 */ +#define OB_WRP_Sector_5 ((uint32_t)0x00000020) /*!< Write protection of Sector5 */ +#define OB_WRP_Sector_6 ((uint32_t)0x00000040) /*!< Write protection of Sector6 */ +#define OB_WRP_Sector_7 ((uint32_t)0x00000080) /*!< Write protection of Sector7 */ +#define OB_WRP_Sector_8 ((uint32_t)0x00000100) /*!< Write protection of Sector8 */ +#define OB_WRP_Sector_9 ((uint32_t)0x00000200) /*!< Write protection of Sector9 */ +#define OB_WRP_Sector_10 ((uint32_t)0x00000400) /*!< Write protection of Sector10 */ +#define OB_WRP_Sector_11 ((uint32_t)0x00000800) /*!< Write protection of Sector11 */ +#define OB_WRP_Sector_12 ((uint32_t)0x00000001) /*!< Write protection of Sector12 */ +#define OB_WRP_Sector_13 ((uint32_t)0x00000002) /*!< Write protection of Sector13 */ +#define OB_WRP_Sector_14 ((uint32_t)0x00000004) /*!< Write protection of Sector14 */ +#define OB_WRP_Sector_15 ((uint32_t)0x00000008) /*!< Write protection of Sector15 */ +#define OB_WRP_Sector_16 ((uint32_t)0x00000010) /*!< Write protection of Sector16 */ +#define OB_WRP_Sector_17 ((uint32_t)0x00000020) /*!< Write protection of Sector17 */ +#define OB_WRP_Sector_18 ((uint32_t)0x00000040) /*!< Write protection of Sector18 */ +#define OB_WRP_Sector_19 ((uint32_t)0x00000080) /*!< Write protection of Sector19 */ +#define OB_WRP_Sector_20 ((uint32_t)0x00000100) /*!< Write protection of Sector20 */ +#define OB_WRP_Sector_21 ((uint32_t)0x00000200) /*!< Write protection of Sector21 */ +#define OB_WRP_Sector_22 ((uint32_t)0x00000400) /*!< Write protection of Sector22 */ +#define OB_WRP_Sector_23 ((uint32_t)0x00000800) /*!< Write protection of Sector23 */ +#define OB_WRP_Sector_All ((uint32_t)0x00000FFF) /*!< Write protection of all Sectors */ + +#define IS_OB_WRP(SECTOR)((((SECTOR) & (uint32_t)0xFFFFF000) == 0x00000000) && ((SECTOR) != 0x00000000)) +/** + * @} + */ + +/** @defgroup Selection_Protection_Mode + * @{ + */ +#define OB_PcROP_Disable ((uint8_t)0x00) /*!< Disabled PcROP, nWPRi bits used for Write Protection on sector i */ +#define OB_PcROP_Enable ((uint8_t)0x80) /*!< Enable PcROP, nWPRi bits used for PCRoP Protection on sector i */ +#define IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PcROP_Disable) || ((PCROP) == OB_PcROP_Enable)) +/** + * @} + */ + +/** @defgroup Option_Bytes_PC_ReadWrite_Protection + * @{ + */ +#define OB_PCROP_Sector_0 ((uint32_t)0x00000001) /*!< PC Read/Write protection of Sector0 */ +#define OB_PCROP_Sector_1 ((uint32_t)0x00000002) /*!< PC Read/Write protection of Sector1 */ +#define OB_PCROP_Sector_2 ((uint32_t)0x00000004) /*!< PC Read/Write protection of Sector2 */ +#define OB_PCROP_Sector_3 ((uint32_t)0x00000008) /*!< PC Read/Write protection of Sector3 */ +#define OB_PCROP_Sector_4 ((uint32_t)0x00000010) /*!< PC Read/Write protection of Sector4 */ +#define OB_PCROP_Sector_5 ((uint32_t)0x00000020) /*!< PC Read/Write protection of Sector5 */ +#define OB_PCROP_Sector_6 ((uint32_t)0x00000040) /*!< PC Read/Write protection of Sector6 */ +#define OB_PCROP_Sector_7 ((uint32_t)0x00000080) /*!< PC Read/Write protection of Sector7 */ +#define OB_PCROP_Sector_8 ((uint32_t)0x00000100) /*!< PC Read/Write protection of Sector8 */ +#define OB_PCROP_Sector_9 ((uint32_t)0x00000200) /*!< PC Read/Write protection of Sector9 */ +#define OB_PCROP_Sector_10 ((uint32_t)0x00000400) /*!< PC Read/Write protection of Sector10 */ +#define OB_PCROP_Sector_11 ((uint32_t)0x00000800) /*!< PC Read/Write protection of Sector11 */ +#define OB_PCROP_Sector_12 ((uint32_t)0x00000001) /*!< PC Read/Write protection of Sector12 */ +#define OB_PCROP_Sector_13 ((uint32_t)0x00000002) /*!< PC Read/Write protection of Sector13 */ +#define OB_PCROP_Sector_14 ((uint32_t)0x00000004) /*!< PC Read/Write protection of Sector14 */ +#define OB_PCROP_Sector_15 ((uint32_t)0x00000008) /*!< PC Read/Write protection of Sector15 */ +#define OB_PCROP_Sector_16 ((uint32_t)0x00000010) /*!< PC Read/Write protection of Sector16 */ +#define OB_PCROP_Sector_17 ((uint32_t)0x00000020) /*!< PC Read/Write protection of Sector17 */ +#define OB_PCROP_Sector_18 ((uint32_t)0x00000040) /*!< PC Read/Write protection of Sector18 */ +#define OB_PCROP_Sector_19 ((uint32_t)0x00000080) /*!< PC Read/Write protection of Sector19 */ +#define OB_PCROP_Sector_20 ((uint32_t)0x00000100) /*!< PC Read/Write protection of Sector20 */ +#define OB_PCROP_Sector_21 ((uint32_t)0x00000200) /*!< PC Read/Write protection of Sector21 */ +#define OB_PCROP_Sector_22 ((uint32_t)0x00000400) /*!< PC Read/Write protection of Sector22 */ +#define OB_PCROP_Sector_23 ((uint32_t)0x00000800) /*!< PC Read/Write protection of Sector23 */ +#define OB_PCROP_Sector_All ((uint32_t)0x00000FFF) /*!< PC Read/Write protection of all Sectors */ + +#define IS_OB_PCROP(SECTOR)((((SECTOR) & (uint32_t)0xFFFFF000) == 0x00000000) && ((SECTOR) != 0x00000000)) +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_Read_Protection + * @{ + */ +#define OB_RDP_Level_0 ((uint8_t)0xAA) +#define OB_RDP_Level_1 ((uint8_t)0x55) +/*#define OB_RDP_Level_2 ((uint8_t)0xCC)*/ /*!< Warning: When enabling read protection level 2 + it's no more possible to go back to level 1 or 0 */ +#define IS_OB_RDP(LEVEL) (((LEVEL) == OB_RDP_Level_0)||\ + ((LEVEL) == OB_RDP_Level_1))/*||\ + ((LEVEL) == OB_RDP_Level_2))*/ +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_IWatchdog + * @{ + */ +#define OB_IWDG_SW ((uint8_t)0x20) /*!< Software IWDG selected */ +#define OB_IWDG_HW ((uint8_t)0x00) /*!< Hardware IWDG selected */ +#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) +/** + * @} + */ + +/** @defgroup FLASH_Option_Bytes_nRST_STOP + * @{ + */ +#define OB_STOP_NoRST ((uint8_t)0x40) /*!< No reset generated when entering in STOP */ +#define OB_STOP_RST ((uint8_t)0x00) /*!< Reset generated when entering in STOP */ +#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST)) +/** + * @} + */ + + +/** @defgroup FLASH_Option_Bytes_nRST_STDBY + * @{ + */ +#define OB_STDBY_NoRST ((uint8_t)0x80) /*!< No reset generated when entering in STANDBY */ +#define OB_STDBY_RST ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY */ +#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST)) +/** + * @} + */ + +/** @defgroup FLASH_BOR_Reset_Level + * @{ + */ +#define OB_BOR_LEVEL3 ((uint8_t)0x00) /*!< Supply voltage ranges from 2.70 to 3.60 V */ +#define OB_BOR_LEVEL2 ((uint8_t)0x04) /*!< Supply voltage ranges from 2.40 to 2.70 V */ +#define OB_BOR_LEVEL1 ((uint8_t)0x08) /*!< Supply voltage ranges from 2.10 to 2.40 V */ +#define OB_BOR_OFF ((uint8_t)0x0C) /*!< Supply voltage ranges from 1.62 to 2.10 V */ +#define IS_OB_BOR(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) ||\ + ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) +/** + * @} + */ + +/** @defgroup FLASH_Dual_Boot + * @{ + */ +#define OB_Dual_BootEnabled ((uint8_t)0x10) /*!< Dual Bank Boot Enable */ +#define OB_Dual_BootDisabled ((uint8_t)0x00) /*!< Dual Bank Boot Disable, always boot on User Flash */ +#define IS_OB_BOOT(BOOT) (((BOOT) == OB_Dual_BootEnabled) || ((BOOT) == OB_Dual_BootDisabled)) +/** + * @} + */ + +/** @defgroup FLASH_Interrupts + * @{ + */ +#define FLASH_IT_EOP ((uint32_t)0x01000000) /*!< End of FLASH Operation Interrupt source */ +#define FLASH_IT_ERR ((uint32_t)0x02000000) /*!< Error Interrupt source */ +#define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFCFFFFFF) == 0x00000000) && ((IT) != 0x00000000)) +/** + * @} + */ + +/** @defgroup FLASH_Flags + * @{ + */ +#define FLASH_FLAG_EOP ((uint32_t)0x00000001) /*!< FLASH End of Operation flag */ +#define FLASH_FLAG_OPERR ((uint32_t)0x00000002) /*!< FLASH operation Error flag */ +#define FLASH_FLAG_WRPERR ((uint32_t)0x00000010) /*!< FLASH Write protected error flag */ +#define FLASH_FLAG_PGAERR ((uint32_t)0x00000020) /*!< FLASH Programming Alignment error flag */ +#define FLASH_FLAG_PGPERR ((uint32_t)0x00000040) /*!< FLASH Programming Parallelism error flag */ +#define FLASH_FLAG_PGSERR ((uint32_t)0x00000080) /*!< FLASH Programming Sequence error flag */ +#define FLASH_FLAG_RDERR ((uint32_t)0x00000100) /*!< Read Protection error flag (PCROP) */ +#define FLASH_FLAG_BSY ((uint32_t)0x00010000) /*!< FLASH Busy flag */ +#define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFE0C) == 0x00000000) && ((FLAG) != 0x00000000)) +#define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_EOP) || ((FLAG) == FLASH_FLAG_OPERR) || \ + ((FLAG) == FLASH_FLAG_WRPERR) || ((FLAG) == FLASH_FLAG_PGAERR) || \ + ((FLAG) == FLASH_FLAG_PGPERR) || ((FLAG) == FLASH_FLAG_PGSERR) || \ + ((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_RDERR)) +/** + * @} + */ + +/** @defgroup FLASH_Program_Parallelism + * @{ + */ +#define FLASH_PSIZE_BYTE ((uint32_t)0x00000000) +#define FLASH_PSIZE_HALF_WORD ((uint32_t)0x00000100) +#define FLASH_PSIZE_WORD ((uint32_t)0x00000200) +#define FLASH_PSIZE_DOUBLE_WORD ((uint32_t)0x00000300) +#define CR_PSIZE_MASK ((uint32_t)0xFFFFFCFF) +/** + * @} + */ + +/** @defgroup FLASH_Keys + * @{ + */ +#define RDP_KEY ((uint16_t)0x00A5) +#define FLASH_KEY1 ((uint32_t)0x45670123) +#define FLASH_KEY2 ((uint32_t)0xCDEF89AB) +#define FLASH_OPT_KEY1 ((uint32_t)0x08192A3B) +#define FLASH_OPT_KEY2 ((uint32_t)0x4C5D6E7F) +/** + * @} + */ + +/** + * @brief ACR register byte 0 (Bits[7:0]) base address + */ +#define ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00) +/** + * @brief OPTCR register byte 0 (Bits[7:0]) base address + */ +#define OPTCR_BYTE0_ADDRESS ((uint32_t)0x40023C14) +/** + * @brief OPTCR register byte 1 (Bits[15:8]) base address + */ +#define OPTCR_BYTE1_ADDRESS ((uint32_t)0x40023C15) +/** + * @brief OPTCR register byte 2 (Bits[23:16]) base address + */ +#define OPTCR_BYTE2_ADDRESS ((uint32_t)0x40023C16) +/** + * @brief OPTCR register byte 3 (Bits[31:24]) base address + */ +#define OPTCR_BYTE3_ADDRESS ((uint32_t)0x40023C17) + +/** + * @brief OPTCR1 register byte 0 (Bits[7:0]) base address + */ +#define OPTCR1_BYTE2_ADDRESS ((uint32_t)0x40023C1A) + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* FLASH Interface configuration functions ************************************/ +void FLASH_SetLatency(uint32_t FLASH_Latency); +void FLASH_PrefetchBufferCmd(FunctionalState NewState); +void FLASH_InstructionCacheCmd(FunctionalState NewState); +void FLASH_DataCacheCmd(FunctionalState NewState); +void FLASH_InstructionCacheReset(void); +void FLASH_DataCacheReset(void); + +/* FLASH Memory Programming functions *****************************************/ +void FLASH_Unlock(void); +void FLASH_Lock(void); +FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange); +FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange); +FLASH_Status FLASH_EraseAllBank1Sectors(uint8_t VoltageRange); +FLASH_Status FLASH_EraseAllBank2Sectors(uint8_t VoltageRange); +FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data); +FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data); +FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data); +FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data); + +/* Option Bytes Programming functions *****************************************/ +void FLASH_OB_Unlock(void); +void FLASH_OB_Lock(void); +void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState); +void FLASH_OB_WRP1Config(uint32_t OB_WRP, FunctionalState NewState); +void FLASH_OB_PCROPSelectionConfig(uint8_t OB_PcROP); +void FLASH_OB_PCROPConfig(uint32_t OB_PCROP, FunctionalState NewState); +void FLASH_OB_PCROP1Config(uint32_t OB_PCROP, FunctionalState NewState); +void FLASH_OB_RDPConfig(uint8_t OB_RDP); +void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY); +void FLASH_OB_BORConfig(uint8_t OB_BOR); +void FLASH_OB_BootConfig(uint8_t OB_BOOT); +FLASH_Status FLASH_OB_Launch(void); +uint8_t FLASH_OB_GetUser(void); +uint16_t FLASH_OB_GetWRP(void); +uint16_t FLASH_OB_GetWRP1(void); +uint16_t FLASH_OB_GetPCROP(void); +uint16_t FLASH_OB_GetPCROP1(void); +FlagStatus FLASH_OB_GetRDP(void); +uint8_t FLASH_OB_GetBOR(void); + +/* Interrupts and flags management functions **********************************/ +void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState); +FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG); +void FLASH_ClearFlag(uint32_t FLASH_FLAG); +FLASH_Status FLASH_GetStatus(void); +FLASH_Status FLASH_WaitForLastOperation(void); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_FLASH_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_fsmc.h b/libs/BSP/stm32f4xx_fsmc.h new file mode 100644 index 0000000..204af80 --- /dev/null +++ b/libs/BSP/stm32f4xx_fsmc.h @@ -0,0 +1,675 @@ +/** + ****************************************************************************** + * @file stm32f4xx_fsmc.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the FSMC firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_FSMC_H +#define __STM32F4xx_FSMC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup FSMC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief Timing parameters For NOR/SRAM Banks + */ +typedef struct +{ + uint32_t FSMC_AddressSetupTime; /*!< Defines the number of HCLK cycles to configure + the duration of the address setup time. + This parameter can be a value between 0 and 0xF. + @note This parameter is not used with synchronous NOR Flash memories. */ + + uint32_t FSMC_AddressHoldTime; /*!< Defines the number of HCLK cycles to configure + the duration of the address hold time. + This parameter can be a value between 0 and 0xF. + @note This parameter is not used with synchronous NOR Flash memories.*/ + + uint32_t FSMC_DataSetupTime; /*!< Defines the number of HCLK cycles to configure + the duration of the data setup time. + This parameter can be a value between 0 and 0xFF. + @note This parameter is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. */ + + uint32_t FSMC_BusTurnAroundDuration; /*!< Defines the number of HCLK cycles to configure + the duration of the bus turnaround. + This parameter can be a value between 0 and 0xF. + @note This parameter is only used for multiplexed NOR Flash memories. */ + + uint32_t FSMC_CLKDivision; /*!< Defines the period of CLK clock output signal, expressed in number of HCLK cycles. + This parameter can be a value between 1 and 0xF. + @note This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. */ + + uint32_t FSMC_DataLatency; /*!< Defines the number of memory clock cycles to issue + to the memory before getting the first data. + The parameter value depends on the memory type as shown below: + - It must be set to 0 in case of a CRAM + - It is don't care in asynchronous NOR, SRAM or ROM accesses + - It may assume a value between 0 and 0xF in NOR Flash memories + with synchronous burst mode enable */ + + uint32_t FSMC_AccessMode; /*!< Specifies the asynchronous access mode. + This parameter can be a value of @ref FSMC_Access_Mode */ +}FSMC_NORSRAMTimingInitTypeDef; + +/** + * @brief FSMC NOR/SRAM Init structure definition + */ +typedef struct +{ + uint32_t FSMC_Bank; /*!< Specifies the NOR/SRAM memory bank that will be used. + This parameter can be a value of @ref FSMC_NORSRAM_Bank */ + + uint32_t FSMC_DataAddressMux; /*!< Specifies whether the address and data values are + multiplexed on the data bus or not. + This parameter can be a value of @ref FSMC_Data_Address_Bus_Multiplexing */ + + uint32_t FSMC_MemoryType; /*!< Specifies the type of external memory attached to + the corresponding memory bank. + This parameter can be a value of @ref FSMC_Memory_Type */ + + uint32_t FSMC_MemoryDataWidth; /*!< Specifies the external memory device width. + This parameter can be a value of @ref FSMC_Data_Width */ + + uint32_t FSMC_BurstAccessMode; /*!< Enables or disables the burst access mode for Flash memory, + valid only with synchronous burst Flash memories. + This parameter can be a value of @ref FSMC_Burst_Access_Mode */ + + uint32_t FSMC_AsynchronousWait; /*!< Enables or disables wait signal during asynchronous transfers, + valid only with asynchronous Flash memories. + This parameter can be a value of @ref FSMC_AsynchronousWait */ + + uint32_t FSMC_WaitSignalPolarity; /*!< Specifies the wait signal polarity, valid only when accessing + the Flash memory in burst mode. + This parameter can be a value of @ref FSMC_Wait_Signal_Polarity */ + + uint32_t FSMC_WrapMode; /*!< Enables or disables the Wrapped burst access mode for Flash + memory, valid only when accessing Flash memories in burst mode. + This parameter can be a value of @ref FSMC_Wrap_Mode */ + + uint32_t FSMC_WaitSignalActive; /*!< Specifies if the wait signal is asserted by the memory one + clock cycle before the wait state or during the wait state, + valid only when accessing memories in burst mode. + This parameter can be a value of @ref FSMC_Wait_Timing */ + + uint32_t FSMC_WriteOperation; /*!< Enables or disables the write operation in the selected bank by the FSMC. + This parameter can be a value of @ref FSMC_Write_Operation */ + + uint32_t FSMC_WaitSignal; /*!< Enables or disables the wait state insertion via wait + signal, valid for Flash memory access in burst mode. + This parameter can be a value of @ref FSMC_Wait_Signal */ + + uint32_t FSMC_ExtendedMode; /*!< Enables or disables the extended mode. + This parameter can be a value of @ref FSMC_Extended_Mode */ + + uint32_t FSMC_WriteBurst; /*!< Enables or disables the write burst operation. + This parameter can be a value of @ref FSMC_Write_Burst */ + + FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct; /*!< Timing Parameters for write and read access if the Extended Mode is not used*/ + + FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct; /*!< Timing Parameters for write access if the Extended Mode is used*/ +}FSMC_NORSRAMInitTypeDef; + +/** + * @brief Timing parameters For FSMC NAND and PCCARD Banks + */ +typedef struct +{ + uint32_t FSMC_SetupTime; /*!< Defines the number of HCLK cycles to setup address before + the command assertion for NAND Flash read or write access + to common/Attribute or I/O memory space (depending on + the memory space timing to be configured). + This parameter can be a value between 0 and 0xFF.*/ + + uint32_t FSMC_WaitSetupTime; /*!< Defines the minimum number of HCLK cycles to assert the + command for NAND Flash read or write access to + common/Attribute or I/O memory space (depending on the + memory space timing to be configured). + This parameter can be a number between 0x00 and 0xFF */ + + uint32_t FSMC_HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address + (and data for write access) after the command de-assertion + for NAND Flash read or write access to common/Attribute + or I/O memory space (depending on the memory space timing + to be configured). + This parameter can be a number between 0x00 and 0xFF */ + + uint32_t FSMC_HiZSetupTime; /*!< Defines the number of HCLK clock cycles during which the + data bus is kept in HiZ after the start of a NAND Flash + write access to common/Attribute or I/O memory space (depending + on the memory space timing to be configured). + This parameter can be a number between 0x00 and 0xFF */ +}FSMC_NAND_PCCARDTimingInitTypeDef; + +/** + * @brief FSMC NAND Init structure definition + */ +typedef struct +{ + uint32_t FSMC_Bank; /*!< Specifies the NAND memory bank that will be used. + This parameter can be a value of @ref FSMC_NAND_Bank */ + + uint32_t FSMC_Waitfeature; /*!< Enables or disables the Wait feature for the NAND Memory Bank. + This parameter can be any value of @ref FSMC_Wait_feature */ + + uint32_t FSMC_MemoryDataWidth; /*!< Specifies the external memory device width. + This parameter can be any value of @ref FSMC_Data_Width */ + + uint32_t FSMC_ECC; /*!< Enables or disables the ECC computation. + This parameter can be any value of @ref FSMC_ECC */ + + uint32_t FSMC_ECCPageSize; /*!< Defines the page size for the extended ECC. + This parameter can be any value of @ref FSMC_ECC_Page_Size */ + + uint32_t FSMC_TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the + delay between CLE low and RE low. + This parameter can be a value between 0 and 0xFF. */ + + uint32_t FSMC_TARSetupTime; /*!< Defines the number of HCLK cycles to configure the + delay between ALE low and RE low. + This parameter can be a number between 0x0 and 0xFF */ + + FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_CommonSpaceTimingStruct; /*!< FSMC Common Space Timing */ + + FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_AttributeSpaceTimingStruct; /*!< FSMC Attribute Space Timing */ +}FSMC_NANDInitTypeDef; + +/** + * @brief FSMC PCCARD Init structure definition + */ + +typedef struct +{ + uint32_t FSMC_Waitfeature; /*!< Enables or disables the Wait feature for the Memory Bank. + This parameter can be any value of @ref FSMC_Wait_feature */ + + uint32_t FSMC_TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure the + delay between CLE low and RE low. + This parameter can be a value between 0 and 0xFF. */ + + uint32_t FSMC_TARSetupTime; /*!< Defines the number of HCLK cycles to configure the + delay between ALE low and RE low. + This parameter can be a number between 0x0 and 0xFF */ + + + FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_CommonSpaceTimingStruct; /*!< FSMC Common Space Timing */ + + FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_AttributeSpaceTimingStruct; /*!< FSMC Attribute Space Timing */ + + FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_IOSpaceTimingStruct; /*!< FSMC IO Space Timing */ +}FSMC_PCCARDInitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup FSMC_Exported_Constants + * @{ + */ + +/** @defgroup FSMC_NORSRAM_Bank + * @{ + */ +#define FSMC_Bank1_NORSRAM1 ((uint32_t)0x00000000) +#define FSMC_Bank1_NORSRAM2 ((uint32_t)0x00000002) +#define FSMC_Bank1_NORSRAM3 ((uint32_t)0x00000004) +#define FSMC_Bank1_NORSRAM4 ((uint32_t)0x00000006) +/** + * @} + */ + +/** @defgroup FSMC_NAND_Bank + * @{ + */ +#define FSMC_Bank2_NAND ((uint32_t)0x00000010) +#define FSMC_Bank3_NAND ((uint32_t)0x00000100) +/** + * @} + */ + +/** @defgroup FSMC_PCCARD_Bank + * @{ + */ +#define FSMC_Bank4_PCCARD ((uint32_t)0x00001000) +/** + * @} + */ + +#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \ + ((BANK) == FSMC_Bank1_NORSRAM2) || \ + ((BANK) == FSMC_Bank1_NORSRAM3) || \ + ((BANK) == FSMC_Bank1_NORSRAM4)) + +#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \ + ((BANK) == FSMC_Bank3_NAND)) + +#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \ + ((BANK) == FSMC_Bank3_NAND) || \ + ((BANK) == FSMC_Bank4_PCCARD)) + +#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \ + ((BANK) == FSMC_Bank3_NAND) || \ + ((BANK) == FSMC_Bank4_PCCARD)) + +/** @defgroup FSMC_NOR_SRAM_Controller + * @{ + */ + +/** @defgroup FSMC_Data_Address_Bus_Multiplexing + * @{ + */ + +#define FSMC_DataAddressMux_Disable ((uint32_t)0x00000000) +#define FSMC_DataAddressMux_Enable ((uint32_t)0x00000002) +#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \ + ((MUX) == FSMC_DataAddressMux_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Memory_Type + * @{ + */ + +#define FSMC_MemoryType_SRAM ((uint32_t)0x00000000) +#define FSMC_MemoryType_PSRAM ((uint32_t)0x00000004) +#define FSMC_MemoryType_NOR ((uint32_t)0x00000008) +#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \ + ((MEMORY) == FSMC_MemoryType_PSRAM)|| \ + ((MEMORY) == FSMC_MemoryType_NOR)) +/** + * @} + */ + +/** @defgroup FSMC_Data_Width + * @{ + */ + +#define FSMC_MemoryDataWidth_8b ((uint32_t)0x00000000) +#define FSMC_MemoryDataWidth_16b ((uint32_t)0x00000010) +#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \ + ((WIDTH) == FSMC_MemoryDataWidth_16b)) +/** + * @} + */ + +/** @defgroup FSMC_Burst_Access_Mode + * @{ + */ + +#define FSMC_BurstAccessMode_Disable ((uint32_t)0x00000000) +#define FSMC_BurstAccessMode_Enable ((uint32_t)0x00000100) +#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \ + ((STATE) == FSMC_BurstAccessMode_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_AsynchronousWait + * @{ + */ +#define FSMC_AsynchronousWait_Disable ((uint32_t)0x00000000) +#define FSMC_AsynchronousWait_Enable ((uint32_t)0x00008000) +#define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || \ + ((STATE) == FSMC_AsynchronousWait_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Wait_Signal_Polarity + * @{ + */ +#define FSMC_WaitSignalPolarity_Low ((uint32_t)0x00000000) +#define FSMC_WaitSignalPolarity_High ((uint32_t)0x00000200) +#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \ + ((POLARITY) == FSMC_WaitSignalPolarity_High)) +/** + * @} + */ + +/** @defgroup FSMC_Wrap_Mode + * @{ + */ +#define FSMC_WrapMode_Disable ((uint32_t)0x00000000) +#define FSMC_WrapMode_Enable ((uint32_t)0x00000400) +#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \ + ((MODE) == FSMC_WrapMode_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Wait_Timing + * @{ + */ +#define FSMC_WaitSignalActive_BeforeWaitState ((uint32_t)0x00000000) +#define FSMC_WaitSignalActive_DuringWaitState ((uint32_t)0x00000800) +#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \ + ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState)) +/** + * @} + */ + +/** @defgroup FSMC_Write_Operation + * @{ + */ +#define FSMC_WriteOperation_Disable ((uint32_t)0x00000000) +#define FSMC_WriteOperation_Enable ((uint32_t)0x00001000) +#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \ + ((OPERATION) == FSMC_WriteOperation_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Wait_Signal + * @{ + */ +#define FSMC_WaitSignal_Disable ((uint32_t)0x00000000) +#define FSMC_WaitSignal_Enable ((uint32_t)0x00002000) +#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \ + ((SIGNAL) == FSMC_WaitSignal_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Extended_Mode + * @{ + */ +#define FSMC_ExtendedMode_Disable ((uint32_t)0x00000000) +#define FSMC_ExtendedMode_Enable ((uint32_t)0x00004000) + +#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \ + ((MODE) == FSMC_ExtendedMode_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Write_Burst + * @{ + */ + +#define FSMC_WriteBurst_Disable ((uint32_t)0x00000000) +#define FSMC_WriteBurst_Enable ((uint32_t)0x00080000) +#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \ + ((BURST) == FSMC_WriteBurst_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_Address_Setup_Time + * @{ + */ +#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF) +/** + * @} + */ + +/** @defgroup FSMC_Address_Hold_Time + * @{ + */ +#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF) +/** + * @} + */ + +/** @defgroup FSMC_Data_Setup_Time + * @{ + */ +#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF)) +/** + * @} + */ + +/** @defgroup FSMC_Bus_Turn_around_Duration + * @{ + */ +#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF) +/** + * @} + */ + +/** @defgroup FSMC_CLK_Division + * @{ + */ +#define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF) +/** + * @} + */ + +/** @defgroup FSMC_Data_Latency + * @{ + */ +#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF) +/** + * @} + */ + +/** @defgroup FSMC_Access_Mode + * @{ + */ +#define FSMC_AccessMode_A ((uint32_t)0x00000000) +#define FSMC_AccessMode_B ((uint32_t)0x10000000) +#define FSMC_AccessMode_C ((uint32_t)0x20000000) +#define FSMC_AccessMode_D ((uint32_t)0x30000000) +#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \ + ((MODE) == FSMC_AccessMode_B) || \ + ((MODE) == FSMC_AccessMode_C) || \ + ((MODE) == FSMC_AccessMode_D)) +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup FSMC_NAND_PCCARD_Controller + * @{ + */ + +/** @defgroup FSMC_Wait_feature + * @{ + */ +#define FSMC_Waitfeature_Disable ((uint32_t)0x00000000) +#define FSMC_Waitfeature_Enable ((uint32_t)0x00000002) +#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \ + ((FEATURE) == FSMC_Waitfeature_Enable)) +/** + * @} + */ + + +/** @defgroup FSMC_ECC + * @{ + */ +#define FSMC_ECC_Disable ((uint32_t)0x00000000) +#define FSMC_ECC_Enable ((uint32_t)0x00000040) +#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \ + ((STATE) == FSMC_ECC_Enable)) +/** + * @} + */ + +/** @defgroup FSMC_ECC_Page_Size + * @{ + */ +#define FSMC_ECCPageSize_256Bytes ((uint32_t)0x00000000) +#define FSMC_ECCPageSize_512Bytes ((uint32_t)0x00020000) +#define FSMC_ECCPageSize_1024Bytes ((uint32_t)0x00040000) +#define FSMC_ECCPageSize_2048Bytes ((uint32_t)0x00060000) +#define FSMC_ECCPageSize_4096Bytes ((uint32_t)0x00080000) +#define FSMC_ECCPageSize_8192Bytes ((uint32_t)0x000A0000) +#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \ + ((SIZE) == FSMC_ECCPageSize_512Bytes) || \ + ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \ + ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \ + ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \ + ((SIZE) == FSMC_ECCPageSize_8192Bytes)) +/** + * @} + */ + +/** @defgroup FSMC_TCLR_Setup_Time + * @{ + */ +#define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF) +/** + * @} + */ + +/** @defgroup FSMC_TAR_Setup_Time + * @{ + */ +#define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF) +/** + * @} + */ + +/** @defgroup FSMC_Setup_Time + * @{ + */ +#define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF) +/** + * @} + */ + +/** @defgroup FSMC_Wait_Setup_Time + * @{ + */ +#define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF) +/** + * @} + */ + +/** @defgroup FSMC_Hold_Setup_Time + * @{ + */ +#define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF) +/** + * @} + */ + +/** @defgroup FSMC_HiZ_Setup_Time + * @{ + */ +#define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF) +/** + * @} + */ + +/** @defgroup FSMC_Interrupt_sources + * @{ + */ +#define FSMC_IT_RisingEdge ((uint32_t)0x00000008) +#define FSMC_IT_Level ((uint32_t)0x00000010) +#define FSMC_IT_FallingEdge ((uint32_t)0x00000020) +#define IS_FSMC_IT(IT) ((((IT) & (uint32_t)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000)) +#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \ + ((IT) == FSMC_IT_Level) || \ + ((IT) == FSMC_IT_FallingEdge)) +/** + * @} + */ + +/** @defgroup FSMC_Flags + * @{ + */ +#define FSMC_FLAG_RisingEdge ((uint32_t)0x00000001) +#define FSMC_FLAG_Level ((uint32_t)0x00000002) +#define FSMC_FLAG_FallingEdge ((uint32_t)0x00000004) +#define FSMC_FLAG_FEMPT ((uint32_t)0x00000040) +#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \ + ((FLAG) == FSMC_FLAG_Level) || \ + ((FLAG) == FSMC_FLAG_FallingEdge) || \ + ((FLAG) == FSMC_FLAG_FEMPT)) + +#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* NOR/SRAM Controller functions **********************************************/ +void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank); +void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct); +void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct); +void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState); + +/* NAND Controller functions **************************************************/ +void FSMC_NANDDeInit(uint32_t FSMC_Bank); +void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct); +void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct); +void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState); +void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState); +uint32_t FSMC_GetECC(uint32_t FSMC_Bank); + +/* PCCARD Controller functions ************************************************/ +void FSMC_PCCARDDeInit(void); +void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct); +void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct); +void FSMC_PCCARDCmd(FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState); +FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG); +void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG); +ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT); +void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_FSMC_H */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_gpio.h b/libs/BSP/stm32f4xx_gpio.h new file mode 100644 index 0000000..d93b141 --- /dev/null +++ b/libs/BSP/stm32f4xx_gpio.h @@ -0,0 +1,489 @@ +/** + ****************************************************************************** + * @file stm32f4xx_gpio.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the GPIO firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_GPIO_H +#define __STM32F4xx_GPIO_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup GPIO + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +#define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \ + ((PERIPH) == GPIOB) || \ + ((PERIPH) == GPIOC) || \ + ((PERIPH) == GPIOD) || \ + ((PERIPH) == GPIOE) || \ + ((PERIPH) == GPIOF) || \ + ((PERIPH) == GPIOG) || \ + ((PERIPH) == GPIOH) || \ + ((PERIPH) == GPIOI) || \ + ((PERIPH) == GPIOJ) || \ + ((PERIPH) == GPIOK)) + +/** + * @brief GPIO Configuration Mode enumeration + */ +typedef enum +{ + GPIO_Mode_IN = 0x00, /*!< GPIO Input Mode */ + GPIO_Mode_OUT = 0x01, /*!< GPIO Output Mode */ + GPIO_Mode_AF = 0x02, /*!< GPIO Alternate function Mode */ + GPIO_Mode_AN = 0x03 /*!< GPIO Analog Mode */ +}GPIOMode_TypeDef; +#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_IN) || ((MODE) == GPIO_Mode_OUT) || \ + ((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN)) + +/** + * @brief GPIO Output type enumeration + */ +typedef enum +{ + GPIO_OType_PP = 0x00, + GPIO_OType_OD = 0x01 +}GPIOOType_TypeDef; +#define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD)) + + +/** + * @brief GPIO Output Maximum frequency enumeration + */ +typedef enum +{ + GPIO_Low_Speed = 0x00, /*!< Low speed */ + GPIO_Medium_Speed = 0x01, /*!< Medium speed */ + GPIO_Fast_Speed = 0x02, /*!< Fast speed */ + GPIO_High_Speed = 0x03 /*!< High speed */ +}GPIOSpeed_TypeDef; + +/* Add legacy definition */ +#define GPIO_Speed_2MHz GPIO_Low_Speed +#define GPIO_Speed_25MHz GPIO_Medium_Speed +#define GPIO_Speed_50MHz GPIO_Fast_Speed +#define GPIO_Speed_100MHz GPIO_High_Speed + +#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Low_Speed) || ((SPEED) == GPIO_Medium_Speed) || \ + ((SPEED) == GPIO_Fast_Speed)|| ((SPEED) == GPIO_High_Speed)) + +/** + * @brief GPIO Configuration PullUp PullDown enumeration + */ +typedef enum +{ + GPIO_PuPd_NOPULL = 0x00, + GPIO_PuPd_UP = 0x01, + GPIO_PuPd_DOWN = 0x02 +}GPIOPuPd_TypeDef; +#define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PuPd_NOPULL) || ((PUPD) == GPIO_PuPd_UP) || \ + ((PUPD) == GPIO_PuPd_DOWN)) + +/** + * @brief GPIO Bit SET and Bit RESET enumeration + */ +typedef enum +{ + Bit_RESET = 0, + Bit_SET +}BitAction; +#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET)) + + +/** + * @brief GPIO Init structure definition + */ +typedef struct +{ + uint32_t GPIO_Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_pins_define */ + + GPIOMode_TypeDef GPIO_Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIOMode_TypeDef */ + + GPIOSpeed_TypeDef GPIO_Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIOSpeed_TypeDef */ + + GPIOOType_TypeDef GPIO_OType; /*!< Specifies the operating output type for the selected pins. + This parameter can be a value of @ref GPIOOType_TypeDef */ + + GPIOPuPd_TypeDef GPIO_PuPd; /*!< Specifies the operating Pull-up/Pull down for the selected pins. + This parameter can be a value of @ref GPIOPuPd_TypeDef */ +}GPIO_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Constants + * @{ + */ + +/** @defgroup GPIO_pins_define + * @{ + */ +#define GPIO_Pin_0 ((uint16_t)0x0001) /* Pin 0 selected */ +#define GPIO_Pin_1 ((uint16_t)0x0002) /* Pin 1 selected */ +#define GPIO_Pin_2 ((uint16_t)0x0004) /* Pin 2 selected */ +#define GPIO_Pin_3 ((uint16_t)0x0008) /* Pin 3 selected */ +#define GPIO_Pin_4 ((uint16_t)0x0010) /* Pin 4 selected */ +#define GPIO_Pin_5 ((uint16_t)0x0020) /* Pin 5 selected */ +#define GPIO_Pin_6 ((uint16_t)0x0040) /* Pin 6 selected */ +#define GPIO_Pin_7 ((uint16_t)0x0080) /* Pin 7 selected */ +#define GPIO_Pin_8 ((uint16_t)0x0100) /* Pin 8 selected */ +#define GPIO_Pin_9 ((uint16_t)0x0200) /* Pin 9 selected */ +#define GPIO_Pin_10 ((uint16_t)0x0400) /* Pin 10 selected */ +#define GPIO_Pin_11 ((uint16_t)0x0800) /* Pin 11 selected */ +#define GPIO_Pin_12 ((uint16_t)0x1000) /* Pin 12 selected */ +#define GPIO_Pin_13 ((uint16_t)0x2000) /* Pin 13 selected */ +#define GPIO_Pin_14 ((uint16_t)0x4000) /* Pin 14 selected */ +#define GPIO_Pin_15 ((uint16_t)0x8000) /* Pin 15 selected */ +#define GPIO_Pin_All ((uint16_t)0xFFFF) /* All pins selected */ + +#define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00)) +#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \ + ((PIN) == GPIO_Pin_1) || \ + ((PIN) == GPIO_Pin_2) || \ + ((PIN) == GPIO_Pin_3) || \ + ((PIN) == GPIO_Pin_4) || \ + ((PIN) == GPIO_Pin_5) || \ + ((PIN) == GPIO_Pin_6) || \ + ((PIN) == GPIO_Pin_7) || \ + ((PIN) == GPIO_Pin_8) || \ + ((PIN) == GPIO_Pin_9) || \ + ((PIN) == GPIO_Pin_10) || \ + ((PIN) == GPIO_Pin_11) || \ + ((PIN) == GPIO_Pin_12) || \ + ((PIN) == GPIO_Pin_13) || \ + ((PIN) == GPIO_Pin_14) || \ + ((PIN) == GPIO_Pin_15)) +/** + * @} + */ + + +/** @defgroup GPIO_Pin_sources + * @{ + */ +#define GPIO_PinSource0 ((uint8_t)0x00) +#define GPIO_PinSource1 ((uint8_t)0x01) +#define GPIO_PinSource2 ((uint8_t)0x02) +#define GPIO_PinSource3 ((uint8_t)0x03) +#define GPIO_PinSource4 ((uint8_t)0x04) +#define GPIO_PinSource5 ((uint8_t)0x05) +#define GPIO_PinSource6 ((uint8_t)0x06) +#define GPIO_PinSource7 ((uint8_t)0x07) +#define GPIO_PinSource8 ((uint8_t)0x08) +#define GPIO_PinSource9 ((uint8_t)0x09) +#define GPIO_PinSource10 ((uint8_t)0x0A) +#define GPIO_PinSource11 ((uint8_t)0x0B) +#define GPIO_PinSource12 ((uint8_t)0x0C) +#define GPIO_PinSource13 ((uint8_t)0x0D) +#define GPIO_PinSource14 ((uint8_t)0x0E) +#define GPIO_PinSource15 ((uint8_t)0x0F) + +#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \ + ((PINSOURCE) == GPIO_PinSource1) || \ + ((PINSOURCE) == GPIO_PinSource2) || \ + ((PINSOURCE) == GPIO_PinSource3) || \ + ((PINSOURCE) == GPIO_PinSource4) || \ + ((PINSOURCE) == GPIO_PinSource5) || \ + ((PINSOURCE) == GPIO_PinSource6) || \ + ((PINSOURCE) == GPIO_PinSource7) || \ + ((PINSOURCE) == GPIO_PinSource8) || \ + ((PINSOURCE) == GPIO_PinSource9) || \ + ((PINSOURCE) == GPIO_PinSource10) || \ + ((PINSOURCE) == GPIO_PinSource11) || \ + ((PINSOURCE) == GPIO_PinSource12) || \ + ((PINSOURCE) == GPIO_PinSource13) || \ + ((PINSOURCE) == GPIO_PinSource14) || \ + ((PINSOURCE) == GPIO_PinSource15)) +/** + * @} + */ + +/** @defgroup GPIO_Alternat_function_selection_define + * @{ + */ +/** + * @brief AF 0 selection + */ +#define GPIO_AF_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */ +#define GPIO_AF_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */ +#define GPIO_AF_TAMPER ((uint8_t)0x00) /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */ +#define GPIO_AF_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */ +#define GPIO_AF_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */ +#define GPIO_AF_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */ +#define GPIO_AF_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */ +#define GPIO_AF_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */ +#define GPIO_AF_TIM9 ((uint8_t)0x03) /* TIM9 Alternate Function mapping */ +#define GPIO_AF_TIM10 ((uint8_t)0x03) /* TIM10 Alternate Function mapping */ +#define GPIO_AF_TIM11 ((uint8_t)0x03) /* TIM11 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */ +#define GPIO_AF_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */ +#define GPIO_AF_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */ +#define GPIO_AF_SPI2 ((uint8_t)0x05) /* SPI2/I2S2 Alternate Function mapping */ +#define GPIO_AF_SPI4 ((uint8_t)0x05) /* SPI4 Alternate Function mapping */ +#define GPIO_AF_SPI5 ((uint8_t)0x05) /* SPI5 Alternate Function mapping */ +#define GPIO_AF_SPI6 ((uint8_t)0x05) /* SPI6 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF_SPI3 ((uint8_t)0x06) /* SPI3/I2S3 Alternate Function mapping */ + +#define GPIO_AF_SAI1 ((uint8_t)0x06) /* SAI1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */ +#define GPIO_AF_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */ +#define GPIO_AF_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */ +#define GPIO_AF_I2S3ext ((uint8_t)0x07) /* I2S3ext Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */ +#define GPIO_AF_UART5 ((uint8_t)0x08) /* UART5 Alternate Function mapping */ +#define GPIO_AF_USART6 ((uint8_t)0x08) /* USART6 Alternate Function mapping */ +#define GPIO_AF_UART7 ((uint8_t)0x08) /* UART7 Alternate Function mapping */ +#define GPIO_AF_UART8 ((uint8_t)0x08) /* UART8 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */ +#define GPIO_AF_CAN2 ((uint8_t)0x09) /* CAN2 Alternate Function mapping */ +#define GPIO_AF_TIM12 ((uint8_t)0x09) /* TIM12 Alternate Function mapping */ +#define GPIO_AF_TIM13 ((uint8_t)0x09) /* TIM13 Alternate Function mapping */ +#define GPIO_AF_TIM14 ((uint8_t)0x09) /* TIM14 Alternate Function mapping */ + +#define GPIO_AF9_I2C2 ((uint8_t)0x09) /* I2C2 Alternate Function mapping (Only for STM32F401xx Devices) */ +#define GPIO_AF9_I2C3 ((uint8_t)0x09) /* I2C3 Alternate Function mapping (Only for STM32F401xx Devices) */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF_OTG_FS ((uint8_t)0xA) /* OTG_FS Alternate Function mapping */ +#define GPIO_AF_OTG_HS ((uint8_t)0xA) /* OTG_HS Alternate Function mapping */ + +/** + * @brief AF 11 selection + */ +#define GPIO_AF_ETH ((uint8_t)0x0B) /* ETHERNET Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#if defined (STM32F40_41xxx) +#define GPIO_AF_FSMC ((uint8_t)0xC) /* FSMC Alternate Function mapping */ +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define GPIO_AF_FMC ((uint8_t)0xC) /* FMC Alternate Function mapping */ +#endif /* STM32F427_437xx || STM32F429_439xx */ + +#define GPIO_AF_OTG_HS_FS ((uint8_t)0xC) /* OTG HS configured in FS, Alternate Function mapping */ +#define GPIO_AF_SDIO ((uint8_t)0xC) /* SDIO Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF_DCMI ((uint8_t)0x0D) /* DCMI Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ + +#define GPIO_AF_LTDC ((uint8_t)0x0E) /* LCD-TFT Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */ + +#if defined (STM32F40_41xxx) +#define IS_GPIO_AF(AF) (((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14) || \ + ((AF) == GPIO_AF_MCO) || ((AF) == GPIO_AF_TAMPER) || \ + ((AF) == GPIO_AF_SWJ) || ((AF) == GPIO_AF_TRACE) || \ + ((AF) == GPIO_AF_TIM1) || ((AF) == GPIO_AF_TIM2) || \ + ((AF) == GPIO_AF_TIM3) || ((AF) == GPIO_AF_TIM4) || \ + ((AF) == GPIO_AF_TIM5) || ((AF) == GPIO_AF_TIM8) || \ + ((AF) == GPIO_AF_I2C1) || ((AF) == GPIO_AF_I2C2) || \ + ((AF) == GPIO_AF_I2C3) || ((AF) == GPIO_AF_SPI1) || \ + ((AF) == GPIO_AF_SPI2) || ((AF) == GPIO_AF_TIM13) || \ + ((AF) == GPIO_AF_SPI3) || ((AF) == GPIO_AF_TIM14) || \ + ((AF) == GPIO_AF_USART1) || ((AF) == GPIO_AF_USART2) || \ + ((AF) == GPIO_AF_USART3) || ((AF) == GPIO_AF_UART4) || \ + ((AF) == GPIO_AF_UART5) || ((AF) == GPIO_AF_USART6) || \ + ((AF) == GPIO_AF_CAN1) || ((AF) == GPIO_AF_CAN2) || \ + ((AF) == GPIO_AF_OTG_FS) || ((AF) == GPIO_AF_OTG_HS) || \ + ((AF) == GPIO_AF_ETH) || ((AF) == GPIO_AF_OTG_HS_FS) || \ + ((AF) == GPIO_AF_SDIO) || ((AF) == GPIO_AF_DCMI) || \ + ((AF) == GPIO_AF_EVENTOUT) || ((AF) == GPIO_AF_FSMC)) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F401xx) +#define IS_GPIO_AF(AF) (((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14) || \ + ((AF) == GPIO_AF_MCO) || ((AF) == GPIO_AF_TAMPER) || \ + ((AF) == GPIO_AF_SWJ) || ((AF) == GPIO_AF_TRACE) || \ + ((AF) == GPIO_AF_TIM1) || ((AF) == GPIO_AF_TIM2) || \ + ((AF) == GPIO_AF_TIM3) || ((AF) == GPIO_AF_TIM4) || \ + ((AF) == GPIO_AF_TIM5) || ((AF) == GPIO_AF_TIM8) || \ + ((AF) == GPIO_AF_I2C1) || ((AF) == GPIO_AF_I2C2) || \ + ((AF) == GPIO_AF_I2C3) || ((AF) == GPIO_AF_SPI1) || \ + ((AF) == GPIO_AF_SPI2) || ((AF) == GPIO_AF_TIM13) || \ + ((AF) == GPIO_AF_SPI3) || ((AF) == GPIO_AF_TIM14) || \ + ((AF) == GPIO_AF_USART1) || ((AF) == GPIO_AF_USART2) || \ + ((AF) == GPIO_AF_SDIO) || ((AF) == GPIO_AF_USART6) || \ + ((AF) == GPIO_AF_OTG_FS) || ((AF) == GPIO_AF_OTG_HS) || \ + ((AF) == GPIO_AF_EVENTOUT) || ((AF) == GPIO_AF_SPI4)) +#endif /* STM32F401xx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define IS_GPIO_AF(AF) (((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14) || \ + ((AF) == GPIO_AF_MCO) || ((AF) == GPIO_AF_TAMPER) || \ + ((AF) == GPIO_AF_SWJ) || ((AF) == GPIO_AF_TRACE) || \ + ((AF) == GPIO_AF_TIM1) || ((AF) == GPIO_AF_TIM2) || \ + ((AF) == GPIO_AF_TIM3) || ((AF) == GPIO_AF_TIM4) || \ + ((AF) == GPIO_AF_TIM5) || ((AF) == GPIO_AF_TIM8) || \ + ((AF) == GPIO_AF_I2C1) || ((AF) == GPIO_AF_I2C2) || \ + ((AF) == GPIO_AF_I2C3) || ((AF) == GPIO_AF_SPI1) || \ + ((AF) == GPIO_AF_SPI2) || ((AF) == GPIO_AF_TIM13) || \ + ((AF) == GPIO_AF_SPI3) || ((AF) == GPIO_AF_TIM14) || \ + ((AF) == GPIO_AF_USART1) || ((AF) == GPIO_AF_USART2) || \ + ((AF) == GPIO_AF_USART3) || ((AF) == GPIO_AF_UART4) || \ + ((AF) == GPIO_AF_UART5) || ((AF) == GPIO_AF_USART6) || \ + ((AF) == GPIO_AF_CAN1) || ((AF) == GPIO_AF_CAN2) || \ + ((AF) == GPIO_AF_OTG_FS) || ((AF) == GPIO_AF_OTG_HS) || \ + ((AF) == GPIO_AF_ETH) || ((AF) == GPIO_AF_OTG_HS_FS) || \ + ((AF) == GPIO_AF_SDIO) || ((AF) == GPIO_AF_DCMI) || \ + ((AF) == GPIO_AF_EVENTOUT) || ((AF) == GPIO_AF_SPI4) || \ + ((AF) == GPIO_AF_SPI5) || ((AF) == GPIO_AF_SPI6) || \ + ((AF) == GPIO_AF_UART7) || ((AF) == GPIO_AF_UART8) || \ + ((AF) == GPIO_AF_FMC) || ((AF) == GPIO_AF_SAI1) || \ + ((AF) == GPIO_AF_LTDC)) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +/** + * @} + */ + +/** @defgroup GPIO_Legacy + * @{ + */ + +#define GPIO_Mode_AIN GPIO_Mode_AN + +#define GPIO_AF_OTG1_FS GPIO_AF_OTG_FS +#define GPIO_AF_OTG2_HS GPIO_AF_OTG_HS +#define GPIO_AF_OTG2_FS GPIO_AF_OTG_HS_FS + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the GPIO configuration to the default reset state ****/ +void GPIO_DeInit(GPIO_TypeDef* GPIOx); + +/* Initialization and Configuration functions *********************************/ +void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct); +void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct); +void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); + +/* GPIO Read and Write functions **********************************************/ +uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx); +uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx); +void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal); +void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal); +void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); + +/* GPIO Alternate functions configuration function ****************************/ +void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_GPIO_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_hash.h b/libs/BSP/stm32f4xx_hash.h new file mode 100644 index 0000000..d368950 --- /dev/null +++ b/libs/BSP/stm32f4xx_hash.h @@ -0,0 +1,257 @@ +/** + ****************************************************************************** + * @file stm32f4xx_hash.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the HASH + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_HASH_H +#define __STM32F4xx_HASH_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup HASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief HASH Init structure definition + */ +typedef struct +{ + uint32_t HASH_AlgoSelection; /*!< SHA-1, SHA-224, SHA-256 or MD5. This parameter + can be a value of @ref HASH_Algo_Selection */ + uint32_t HASH_AlgoMode; /*!< HASH or HMAC. This parameter can be a value + of @ref HASH_processor_Algorithm_Mode */ + uint32_t HASH_DataType; /*!< 32-bit data, 16-bit data, 8-bit data or + bit string. This parameter can be a value of + @ref HASH_Data_Type */ + uint32_t HASH_HMACKeyType; /*!< HMAC Short key or HMAC Long Key. This parameter + can be a value of @ref HASH_HMAC_Long_key_only_for_HMAC_mode */ +}HASH_InitTypeDef; + +/** + * @brief HASH message digest result structure definition + */ +typedef struct +{ + uint32_t Data[8]; /*!< Message digest result : 8x 32bit wors for SHA-256, + 7x 32bit wors for SHA-224, + 5x 32bit words for SHA-1 or + 4x 32bit words for MD5 */ +} HASH_MsgDigest; + +/** + * @brief HASH context swapping structure definition + */ +typedef struct +{ + uint32_t HASH_IMR; + uint32_t HASH_STR; + uint32_t HASH_CR; + uint32_t HASH_CSR[54]; +}HASH_Context; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HASH_Exported_Constants + * @{ + */ + +/** @defgroup HASH_Algo_Selection + * @{ + */ +#define HASH_AlgoSelection_SHA1 ((uint32_t)0x0000) /*!< HASH function is SHA1 */ +#define HASH_AlgoSelection_SHA224 HASH_CR_ALGO_1 /*!< HASH function is SHA224 */ +#define HASH_AlgoSelection_SHA256 HASH_CR_ALGO /*!< HASH function is SHA256 */ +#define HASH_AlgoSelection_MD5 HASH_CR_ALGO_0 /*!< HASH function is MD5 */ + +#define IS_HASH_ALGOSELECTION(ALGOSELECTION) (((ALGOSELECTION) == HASH_AlgoSelection_SHA1) || \ + ((ALGOSELECTION) == HASH_AlgoSelection_SHA224) || \ + ((ALGOSELECTION) == HASH_AlgoSelection_SHA256) || \ + ((ALGOSELECTION) == HASH_AlgoSelection_MD5)) +/** + * @} + */ + +/** @defgroup HASH_processor_Algorithm_Mode + * @{ + */ +#define HASH_AlgoMode_HASH ((uint32_t)0x00000000) /*!< Algorithm is HASH */ +#define HASH_AlgoMode_HMAC HASH_CR_MODE /*!< Algorithm is HMAC */ + +#define IS_HASH_ALGOMODE(ALGOMODE) (((ALGOMODE) == HASH_AlgoMode_HASH) || \ + ((ALGOMODE) == HASH_AlgoMode_HMAC)) +/** + * @} + */ + +/** @defgroup HASH_Data_Type + * @{ + */ +#define HASH_DataType_32b ((uint32_t)0x0000) /*!< 32-bit data. No swapping */ +#define HASH_DataType_16b HASH_CR_DATATYPE_0 /*!< 16-bit data. Each half word is swapped */ +#define HASH_DataType_8b HASH_CR_DATATYPE_1 /*!< 8-bit data. All bytes are swapped */ +#define HASH_DataType_1b HASH_CR_DATATYPE /*!< 1-bit data. In the word all bits are swapped */ + +#define IS_HASH_DATATYPE(DATATYPE) (((DATATYPE) == HASH_DataType_32b)|| \ + ((DATATYPE) == HASH_DataType_16b)|| \ + ((DATATYPE) == HASH_DataType_8b) || \ + ((DATATYPE) == HASH_DataType_1b)) +/** + * @} + */ + +/** @defgroup HASH_HMAC_Long_key_only_for_HMAC_mode + * @{ + */ +#define HASH_HMACKeyType_ShortKey ((uint32_t)0x00000000) /*!< HMAC Key is <= 64 bytes */ +#define HASH_HMACKeyType_LongKey HASH_CR_LKEY /*!< HMAC Key is > 64 bytes */ + +#define IS_HASH_HMAC_KEYTYPE(KEYTYPE) (((KEYTYPE) == HASH_HMACKeyType_ShortKey) || \ + ((KEYTYPE) == HASH_HMACKeyType_LongKey)) +/** + * @} + */ + +/** @defgroup Number_of_valid_bits_in_last_word_of_the_message + * @{ + */ +#define IS_HASH_VALIDBITSNUMBER(VALIDBITS) ((VALIDBITS) <= 0x1F) + +/** + * @} + */ + +/** @defgroup HASH_interrupts_definition + * @{ + */ +#define HASH_IT_DINI HASH_IMR_DINIM /*!< A new block can be entered into the input buffer (DIN) */ +#define HASH_IT_DCI HASH_IMR_DCIM /*!< Digest calculation complete */ + +#define IS_HASH_IT(IT) ((((IT) & (uint32_t)0xFFFFFFFC) == 0x00000000) && ((IT) != 0x00000000)) +#define IS_HASH_GET_IT(IT) (((IT) == HASH_IT_DINI) || ((IT) == HASH_IT_DCI)) + +/** + * @} + */ + +/** @defgroup HASH_flags_definition + * @{ + */ +#define HASH_FLAG_DINIS HASH_SR_DINIS /*!< 16 locations are free in the DIN : A new block can be entered into the input buffer */ +#define HASH_FLAG_DCIS HASH_SR_DCIS /*!< Digest calculation complete */ +#define HASH_FLAG_DMAS HASH_SR_DMAS /*!< DMA interface is enabled (DMAE=1) or a transfer is ongoing */ +#define HASH_FLAG_BUSY HASH_SR_BUSY /*!< The hash core is Busy : processing a block of data */ +#define HASH_FLAG_DINNE HASH_CR_DINNE /*!< DIN not empty : The input buffer contains at least one word of data */ + +#define IS_HASH_GET_FLAG(FLAG) (((FLAG) == HASH_FLAG_DINIS) || \ + ((FLAG) == HASH_FLAG_DCIS) || \ + ((FLAG) == HASH_FLAG_DMAS) || \ + ((FLAG) == HASH_FLAG_BUSY) || \ + ((FLAG) == HASH_FLAG_DINNE)) + +#define IS_HASH_CLEAR_FLAG(FLAG)(((FLAG) == HASH_FLAG_DINIS) || \ + ((FLAG) == HASH_FLAG_DCIS)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the HASH configuration to the default reset state ****/ +void HASH_DeInit(void); + +/* HASH Configuration function ************************************************/ +void HASH_Init(HASH_InitTypeDef* HASH_InitStruct); +void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct); +void HASH_Reset(void); + +/* HASH Message Digest generation functions ***********************************/ +void HASH_DataIn(uint32_t Data); +uint8_t HASH_GetInFIFOWordsNbr(void); +void HASH_SetLastWordValidBitsNbr(uint16_t ValidNumber); +void HASH_StartDigest(void); +void HASH_AutoStartDigest(FunctionalState NewState); +void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest); + +/* HASH Context swapping functions ********************************************/ +void HASH_SaveContext(HASH_Context* HASH_ContextSave); +void HASH_RestoreContext(HASH_Context* HASH_ContextRestore); + +/* HASH DMA interface function ************************************************/ +void HASH_DMACmd(FunctionalState NewState); + +/* HASH Interrupts and flags management functions *****************************/ +void HASH_ITConfig(uint32_t HASH_IT, FunctionalState NewState); +FlagStatus HASH_GetFlagStatus(uint32_t HASH_FLAG); +void HASH_ClearFlag(uint32_t HASH_FLAG); +ITStatus HASH_GetITStatus(uint32_t HASH_IT); +void HASH_ClearITPendingBit(uint32_t HASH_IT); + +/* High Level SHA1 functions **************************************************/ +ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20]); +ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, + uint8_t *Input, uint32_t Ilen, + uint8_t Output[20]); + +/* High Level MD5 functions ***************************************************/ +ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16]); +ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, + uint8_t *Input, uint32_t Ilen, + uint8_t Output[16]); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_HASH_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_i2c.h b/libs/BSP/stm32f4xx_i2c.h new file mode 100644 index 0000000..87ca212 --- /dev/null +++ b/libs/BSP/stm32f4xx_i2c.h @@ -0,0 +1,711 @@ +/** + ****************************************************************************** + * @file stm32f4xx_i2c.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the I2C firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_I2C_H +#define __STM32F4xx_I2C_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup I2C + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief I2C Init structure definition + */ + +typedef struct +{ + uint32_t I2C_ClockSpeed; /*!< Specifies the clock frequency. + This parameter must be set to a value lower than 400kHz */ + + uint16_t I2C_Mode; /*!< Specifies the I2C mode. + This parameter can be a value of @ref I2C_mode */ + + uint16_t I2C_DutyCycle; /*!< Specifies the I2C fast mode duty cycle. + This parameter can be a value of @ref I2C_duty_cycle_in_fast_mode */ + + uint16_t I2C_OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint16_t I2C_Ack; /*!< Enables or disables the acknowledgement. + This parameter can be a value of @ref I2C_acknowledgement */ + + uint16_t I2C_AcknowledgedAddress; /*!< Specifies if 7-bit or 10-bit address is acknowledged. + This parameter can be a value of @ref I2C_acknowledged_address */ +}I2C_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + + +/** @defgroup I2C_Exported_Constants + * @{ + */ + +#define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) || \ + ((PERIPH) == I2C2) || \ + ((PERIPH) == I2C3)) + +/** @defgroup I2C_Digital_Filter + * @{ + */ + +#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000F) +/** + * @} + */ + + +/** @defgroup I2C_mode + * @{ + */ + +#define I2C_Mode_I2C ((uint16_t)0x0000) +#define I2C_Mode_SMBusDevice ((uint16_t)0x0002) +#define I2C_Mode_SMBusHost ((uint16_t)0x000A) +#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \ + ((MODE) == I2C_Mode_SMBusDevice) || \ + ((MODE) == I2C_Mode_SMBusHost)) +/** + * @} + */ + +/** @defgroup I2C_duty_cycle_in_fast_mode + * @{ + */ + +#define I2C_DutyCycle_16_9 ((uint16_t)0x4000) /*!< I2C fast mode Tlow/Thigh = 16/9 */ +#define I2C_DutyCycle_2 ((uint16_t)0xBFFF) /*!< I2C fast mode Tlow/Thigh = 2 */ +#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || \ + ((CYCLE) == I2C_DutyCycle_2)) +/** + * @} + */ + +/** @defgroup I2C_acknowledgement + * @{ + */ + +#define I2C_Ack_Enable ((uint16_t)0x0400) +#define I2C_Ack_Disable ((uint16_t)0x0000) +#define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || \ + ((STATE) == I2C_Ack_Disable)) +/** + * @} + */ + +/** @defgroup I2C_transfer_direction + * @{ + */ + +#define I2C_Direction_Transmitter ((uint8_t)0x00) +#define I2C_Direction_Receiver ((uint8_t)0x01) +#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || \ + ((DIRECTION) == I2C_Direction_Receiver)) +/** + * @} + */ + +/** @defgroup I2C_acknowledged_address + * @{ + */ + +#define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000) +#define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000) +#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \ + ((ADDRESS) == I2C_AcknowledgedAddress_10bit)) +/** + * @} + */ + +/** @defgroup I2C_registers + * @{ + */ + +#define I2C_Register_CR1 ((uint8_t)0x00) +#define I2C_Register_CR2 ((uint8_t)0x04) +#define I2C_Register_OAR1 ((uint8_t)0x08) +#define I2C_Register_OAR2 ((uint8_t)0x0C) +#define I2C_Register_DR ((uint8_t)0x10) +#define I2C_Register_SR1 ((uint8_t)0x14) +#define I2C_Register_SR2 ((uint8_t)0x18) +#define I2C_Register_CCR ((uint8_t)0x1C) +#define I2C_Register_TRISE ((uint8_t)0x20) +#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || \ + ((REGISTER) == I2C_Register_CR2) || \ + ((REGISTER) == I2C_Register_OAR1) || \ + ((REGISTER) == I2C_Register_OAR2) || \ + ((REGISTER) == I2C_Register_DR) || \ + ((REGISTER) == I2C_Register_SR1) || \ + ((REGISTER) == I2C_Register_SR2) || \ + ((REGISTER) == I2C_Register_CCR) || \ + ((REGISTER) == I2C_Register_TRISE)) +/** + * @} + */ + +/** @defgroup I2C_NACK_position + * @{ + */ + +#define I2C_NACKPosition_Next ((uint16_t)0x0800) +#define I2C_NACKPosition_Current ((uint16_t)0xF7FF) +#define IS_I2C_NACK_POSITION(POSITION) (((POSITION) == I2C_NACKPosition_Next) || \ + ((POSITION) == I2C_NACKPosition_Current)) +/** + * @} + */ + +/** @defgroup I2C_SMBus_alert_pin_level + * @{ + */ + +#define I2C_SMBusAlert_Low ((uint16_t)0x2000) +#define I2C_SMBusAlert_High ((uint16_t)0xDFFF) +#define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || \ + ((ALERT) == I2C_SMBusAlert_High)) +/** + * @} + */ + +/** @defgroup I2C_PEC_position + * @{ + */ + +#define I2C_PECPosition_Next ((uint16_t)0x0800) +#define I2C_PECPosition_Current ((uint16_t)0xF7FF) +#define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) || \ + ((POSITION) == I2C_PECPosition_Current)) +/** + * @} + */ + +/** @defgroup I2C_interrupts_definition + * @{ + */ + +#define I2C_IT_BUF ((uint16_t)0x0400) +#define I2C_IT_EVT ((uint16_t)0x0200) +#define I2C_IT_ERR ((uint16_t)0x0100) +#define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint16_t)0xF8FF) == 0x00) && ((IT) != 0x00)) +/** + * @} + */ + +/** @defgroup I2C_interrupts_definition + * @{ + */ + +#define I2C_IT_SMBALERT ((uint32_t)0x01008000) +#define I2C_IT_TIMEOUT ((uint32_t)0x01004000) +#define I2C_IT_PECERR ((uint32_t)0x01001000) +#define I2C_IT_OVR ((uint32_t)0x01000800) +#define I2C_IT_AF ((uint32_t)0x01000400) +#define I2C_IT_ARLO ((uint32_t)0x01000200) +#define I2C_IT_BERR ((uint32_t)0x01000100) +#define I2C_IT_TXE ((uint32_t)0x06000080) +#define I2C_IT_RXNE ((uint32_t)0x06000040) +#define I2C_IT_STOPF ((uint32_t)0x02000010) +#define I2C_IT_ADD10 ((uint32_t)0x02000008) +#define I2C_IT_BTF ((uint32_t)0x02000004) +#define I2C_IT_ADDR ((uint32_t)0x02000002) +#define I2C_IT_SB ((uint32_t)0x02000001) + +#define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x20FF) == 0x00) && ((IT) != (uint16_t)0x00)) + +#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \ + ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || \ + ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \ + ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || \ + ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || \ + ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || \ + ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB)) +/** + * @} + */ + +/** @defgroup I2C_flags_definition + * @{ + */ + +/** + * @brief SR2 register flags + */ + +#define I2C_FLAG_DUALF ((uint32_t)0x00800000) +#define I2C_FLAG_SMBHOST ((uint32_t)0x00400000) +#define I2C_FLAG_SMBDEFAULT ((uint32_t)0x00200000) +#define I2C_FLAG_GENCALL ((uint32_t)0x00100000) +#define I2C_FLAG_TRA ((uint32_t)0x00040000) +#define I2C_FLAG_BUSY ((uint32_t)0x00020000) +#define I2C_FLAG_MSL ((uint32_t)0x00010000) + +/** + * @brief SR1 register flags + */ + +#define I2C_FLAG_SMBALERT ((uint32_t)0x10008000) +#define I2C_FLAG_TIMEOUT ((uint32_t)0x10004000) +#define I2C_FLAG_PECERR ((uint32_t)0x10001000) +#define I2C_FLAG_OVR ((uint32_t)0x10000800) +#define I2C_FLAG_AF ((uint32_t)0x10000400) +#define I2C_FLAG_ARLO ((uint32_t)0x10000200) +#define I2C_FLAG_BERR ((uint32_t)0x10000100) +#define I2C_FLAG_TXE ((uint32_t)0x10000080) +#define I2C_FLAG_RXNE ((uint32_t)0x10000040) +#define I2C_FLAG_STOPF ((uint32_t)0x10000010) +#define I2C_FLAG_ADD10 ((uint32_t)0x10000008) +#define I2C_FLAG_BTF ((uint32_t)0x10000004) +#define I2C_FLAG_ADDR ((uint32_t)0x10000002) +#define I2C_FLAG_SB ((uint32_t)0x10000001) + +#define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_t)0x00)) + +#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || \ + ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || \ + ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || \ + ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || \ + ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) || \ + ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || \ + ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || \ + ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || \ + ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || \ + ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || \ + ((FLAG) == I2C_FLAG_SB)) +/** + * @} + */ + +/** @defgroup I2C_Events + * @{ + */ + +/** + =============================================================================== + I2C Master Events (Events grouped in order of communication) + =============================================================================== + */ + +/** + * @brief Communication start + * + * After sending the START condition (I2C_GenerateSTART() function) the master + * has to wait for this event. It means that the Start condition has been correctly + * released on the I2C bus (the bus is free, no other devices is communicating). + * + */ +/* --EV5 */ +#define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001) /* BUSY, MSL and SB flag */ + +/** + * @brief Address Acknowledge + * + * After checking on EV5 (start condition correctly released on the bus), the + * master sends the address of the slave(s) with which it will communicate + * (I2C_Send7bitAddress() function, it also determines the direction of the communication: + * Master transmitter or Receiver). Then the master has to wait that a slave acknowledges + * his address. If an acknowledge is sent on the bus, one of the following events will + * be set: + * + * 1) In case of Master Receiver (7-bit addressing): the I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED + * event is set. + * + * 2) In case of Master Transmitter (7-bit addressing): the I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED + * is set + * + * 3) In case of 10-Bit addressing mode, the master (just after generating the START + * and checking on EV5) has to send the header of 10-bit addressing mode (I2C_SendData() + * function). Then master should wait on EV9. It means that the 10-bit addressing + * header has been correctly sent on the bus. Then master should send the second part of + * the 10-bit address (LSB) using the function I2C_Send7bitAddress(). Then master + * should wait for event EV6. + * + */ + +/* --EV6 */ +#define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082) /* BUSY, MSL, ADDR, TXE and TRA flags */ +#define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002) /* BUSY, MSL and ADDR flags */ +/* --EV9 */ +#define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008) /* BUSY, MSL and ADD10 flags */ + +/** + * @brief Communication events + * + * If a communication is established (START condition generated and slave address + * acknowledged) then the master has to check on one of the following events for + * communication procedures: + * + * 1) Master Receiver mode: The master has to wait on the event EV7 then to read + * the data received from the slave (I2C_ReceiveData() function). + * + * 2) Master Transmitter mode: The master has to send data (I2C_SendData() + * function) then to wait on event EV8 or EV8_2. + * These two events are similar: + * - EV8 means that the data has been written in the data register and is + * being shifted out. + * - EV8_2 means that the data has been physically shifted out and output + * on the bus. + * In most cases, using EV8 is sufficient for the application. + * Using EV8_2 leads to a slower communication but ensure more reliable test. + * EV8_2 is also more suitable than EV8 for testing on the last data transmission + * (before Stop condition generation). + * + * @note In case the user software does not guarantee that this event EV7 is + * managed before the current byte end of transfer, then user may check on EV7 + * and BTF flag at the same time (ie. (I2C_EVENT_MASTER_BYTE_RECEIVED | I2C_FLAG_BTF)). + * In this case the communication may be slower. + * + */ + +/* Master RECEIVER mode -----------------------------*/ +/* --EV7 */ +#define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040) /* BUSY, MSL and RXNE flags */ + +/* Master TRANSMITTER mode --------------------------*/ +/* --EV8 */ +#define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080) /* TRA, BUSY, MSL, TXE flags */ +/* --EV8_2 */ +#define I2C_EVENT_MASTER_BYTE_TRANSMITTED ((uint32_t)0x00070084) /* TRA, BUSY, MSL, TXE and BTF flags */ + + +/** + =============================================================================== + I2C Slave Events (Events grouped in order of communication) + =============================================================================== + */ + + +/** + * @brief Communication start events + * + * Wait on one of these events at the start of the communication. It means that + * the I2C peripheral detected a Start condition on the bus (generated by master + * device) followed by the peripheral address. The peripheral generates an ACK + * condition on the bus (if the acknowledge feature is enabled through function + * I2C_AcknowledgeConfig()) and the events listed above are set : + * + * 1) In normal case (only one address managed by the slave), when the address + * sent by the master matches the own address of the peripheral (configured by + * I2C_OwnAddress1 field) the I2C_EVENT_SLAVE_XXX_ADDRESS_MATCHED event is set + * (where XXX could be TRANSMITTER or RECEIVER). + * + * 2) In case the address sent by the master matches the second address of the + * peripheral (configured by the function I2C_OwnAddress2Config() and enabled + * by the function I2C_DualAddressCmd()) the events I2C_EVENT_SLAVE_XXX_SECONDADDRESS_MATCHED + * (where XXX could be TRANSMITTER or RECEIVER) are set. + * + * 3) In case the address sent by the master is General Call (address 0x00) and + * if the General Call is enabled for the peripheral (using function I2C_GeneralCallCmd()) + * the following event is set I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED. + * + */ + +/* --EV1 (all the events below are variants of EV1) */ +/* 1) Case of One Single Address managed by the slave */ +#define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002) /* BUSY and ADDR flags */ +#define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082) /* TRA, BUSY, TXE and ADDR flags */ + +/* 2) Case of Dual address managed by the slave */ +#define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000) /* DUALF and BUSY flags */ +#define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080) /* DUALF, TRA, BUSY and TXE flags */ + +/* 3) Case of General Call enabled for the slave */ +#define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000) /* GENCALL and BUSY flags */ + +/** + * @brief Communication events + * + * Wait on one of these events when EV1 has already been checked and: + * + * - Slave RECEIVER mode: + * - EV2: When the application is expecting a data byte to be received. + * - EV4: When the application is expecting the end of the communication: master + * sends a stop condition and data transmission is stopped. + * + * - Slave Transmitter mode: + * - EV3: When a byte has been transmitted by the slave and the application is expecting + * the end of the byte transmission. The two events I2C_EVENT_SLAVE_BYTE_TRANSMITTED and + * I2C_EVENT_SLAVE_BYTE_TRANSMITTING are similar. The second one can optionally be + * used when the user software doesn't guarantee the EV3 is managed before the + * current byte end of transfer. + * - EV3_2: When the master sends a NACK in order to tell slave that data transmission + * shall end (before sending the STOP condition). In this case slave has to stop sending + * data bytes and expect a Stop condition on the bus. + * + * @note In case the user software does not guarantee that the event EV2 is + * managed before the current byte end of transfer, then user may check on EV2 + * and BTF flag at the same time (ie. (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_BTF)). + * In this case the communication may be slower. + * + */ + +/* Slave RECEIVER mode --------------------------*/ +/* --EV2 */ +#define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040) /* BUSY and RXNE flags */ +/* --EV4 */ +#define I2C_EVENT_SLAVE_STOP_DETECTED ((uint32_t)0x00000010) /* STOPF flag */ + +/* Slave TRANSMITTER mode -----------------------*/ +/* --EV3 */ +#define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084) /* TRA, BUSY, TXE and BTF flags */ +#define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080) /* TRA, BUSY and TXE flags */ +/* --EV3_2 */ +#define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400) /* AF flag */ + +/* + =============================================================================== + End of Events Description + =============================================================================== + */ + +#define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || \ + ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \ + ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || \ + ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || \ + ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \ + ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) || \ + ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || \ + ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \ + ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \ + ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \ + ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \ + ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \ + ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \ + ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) || \ + ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || \ + ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE)) +/** + * @} + */ + +/** @defgroup I2C_own_address1 + * @{ + */ + +#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF) +/** + * @} + */ + +/** @defgroup I2C_clock_speed + * @{ + */ + +#define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the I2C configuration to the default reset state *****/ +void I2C_DeInit(I2C_TypeDef* I2Cx); + +/* Initialization and Configuration functions *********************************/ +void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct); +void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct); +void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_DigitalFilterConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DigitalFilter); +void I2C_AnalogFilterCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction); +void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address); +void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle); +void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition); +void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert); +void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); + +/* Data transfers functions ***************************************************/ +void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data); +uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx); + +/* PEC management functions ***************************************************/ +void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition); +void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState); +uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx); + +/* DMA transfers management functions *****************************************/ +void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState); +void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); + +/* Interrupts, events and flags management functions **************************/ +uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register); +void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState); + +/* + =============================================================================== + I2C State Monitoring Functions + =============================================================================== + This I2C driver provides three different ways for I2C state monitoring + depending on the application requirements and constraints: + + + 1. Basic state monitoring (Using I2C_CheckEvent() function) + ----------------------------------------------------------- + It compares the status registers (SR1 and SR2) content to a given event + (can be the combination of one or more flags). + It returns SUCCESS if the current status includes the given flags + and returns ERROR if one or more flags are missing in the current status. + + - When to use + - This function is suitable for most applications as well as for startup + activity since the events are fully described in the product reference + manual (RM0090). + - It is also suitable for users who need to define their own events. + + - Limitations + - If an error occurs (ie. error flags are set besides to the monitored + flags), the I2C_CheckEvent() function may return SUCCESS despite + the communication hold or corrupted real state. + In this case, it is advised to use error interrupts to monitor + the error events and handle them in the interrupt IRQ handler. + + Note + For error management, it is advised to use the following functions: + - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR). + - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs. + Where x is the peripheral instance (I2C1, I2C2 ...) + - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into the + I2Cx_ER_IRQHandler() function in order to determine which error occurred. + - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() + and/or I2C_GenerateStop() in order to clear the error flag and source + and return to correct communication status. + + + 2. Advanced state monitoring (Using the function I2C_GetLastEvent()) + -------------------------------------------------------------------- + Using the function I2C_GetLastEvent() which returns the image of both status + registers in a single word (uint32_t) (Status Register 2 value is shifted left + by 16 bits and concatenated to Status Register 1). + + - When to use + - This function is suitable for the same applications above but it + allows to overcome the mentioned limitation of I2C_GetFlagStatus() + function. + - The returned value could be compared to events already defined in + this file or to custom values defined by user. + This function is suitable when multiple flags are monitored at the + same time. + - At the opposite of I2C_CheckEvent() function, this function allows + user to choose when an event is accepted (when all events flags are + set and no other flags are set or just when the needed flags are set + like I2C_CheckEvent() function. + + - Limitations + - User may need to define his own events. + - Same remark concerning the error management is applicable for this + function if user decides to check only regular communication flags + (and ignores error flags). + + + 3. Flag-based state monitoring (Using the function I2C_GetFlagStatus()) + ----------------------------------------------------------------------- + + Using the function I2C_GetFlagStatus() which simply returns the status of + one single flag (ie. I2C_FLAG_RXNE ...). + + - When to use + - This function could be used for specific applications or in debug + phase. + - It is suitable when only one flag checking is needed (most I2C + events are monitored through multiple flags). + - Limitations: + - When calling this function, the Status register is accessed. + Some flags are cleared when the status register is accessed. + So checking the status of one Flag, may clear other ones. + - Function may need to be called twice or more in order to monitor + one single event. + */ + +/* + =============================================================================== + 1. Basic state monitoring + =============================================================================== + */ +ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT); +/* + =============================================================================== + 2. Advanced state monitoring + =============================================================================== + */ +uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx); +/* + =============================================================================== + 3. Flag-based state monitoring + =============================================================================== + */ +FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); + + +void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG); +ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT); +void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_I2C_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_iwdg.h b/libs/BSP/stm32f4xx_iwdg.h new file mode 100644 index 0000000..37e5d6e --- /dev/null +++ b/libs/BSP/stm32f4xx_iwdg.h @@ -0,0 +1,131 @@ +/** + ****************************************************************************** + * @file stm32f4xx_iwdg.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the IWDG + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_IWDG_H +#define __STM32F4xx_IWDG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup IWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup IWDG_Exported_Constants + * @{ + */ + +/** @defgroup IWDG_WriteAccess + * @{ + */ +#define IWDG_WriteAccess_Enable ((uint16_t)0x5555) +#define IWDG_WriteAccess_Disable ((uint16_t)0x0000) +#define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || \ + ((ACCESS) == IWDG_WriteAccess_Disable)) +/** + * @} + */ + +/** @defgroup IWDG_prescaler + * @{ + */ +#define IWDG_Prescaler_4 ((uint8_t)0x00) +#define IWDG_Prescaler_8 ((uint8_t)0x01) +#define IWDG_Prescaler_16 ((uint8_t)0x02) +#define IWDG_Prescaler_32 ((uint8_t)0x03) +#define IWDG_Prescaler_64 ((uint8_t)0x04) +#define IWDG_Prescaler_128 ((uint8_t)0x05) +#define IWDG_Prescaler_256 ((uint8_t)0x06) +#define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4) || \ + ((PRESCALER) == IWDG_Prescaler_8) || \ + ((PRESCALER) == IWDG_Prescaler_16) || \ + ((PRESCALER) == IWDG_Prescaler_32) || \ + ((PRESCALER) == IWDG_Prescaler_64) || \ + ((PRESCALER) == IWDG_Prescaler_128)|| \ + ((PRESCALER) == IWDG_Prescaler_256)) +/** + * @} + */ + +/** @defgroup IWDG_Flag + * @{ + */ +#define IWDG_FLAG_PVU ((uint16_t)0x0001) +#define IWDG_FLAG_RVU ((uint16_t)0x0002) +#define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU)) +#define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Prescaler and Counter configuration functions ******************************/ +void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess); +void IWDG_SetPrescaler(uint8_t IWDG_Prescaler); +void IWDG_SetReload(uint16_t Reload); +void IWDG_ReloadCounter(void); + +/* IWDG activation function ***************************************************/ +void IWDG_Enable(void); + +/* Flag management function ***************************************************/ +FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_IWDG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_pwr.h b/libs/BSP/stm32f4xx_pwr.h new file mode 100644 index 0000000..4ce588d --- /dev/null +++ b/libs/BSP/stm32f4xx_pwr.h @@ -0,0 +1,210 @@ +/** + ****************************************************************************** + * @file stm32f4xx_pwr.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the PWR firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_PWR_H +#define __STM32F4xx_PWR_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup PWR + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PWR_Exported_Constants + * @{ + */ + +/** @defgroup PWR_PVD_detection_level + * @{ + */ +#define PWR_PVDLevel_0 PWR_CR_PLS_LEV0 +#define PWR_PVDLevel_1 PWR_CR_PLS_LEV1 +#define PWR_PVDLevel_2 PWR_CR_PLS_LEV2 +#define PWR_PVDLevel_3 PWR_CR_PLS_LEV3 +#define PWR_PVDLevel_4 PWR_CR_PLS_LEV4 +#define PWR_PVDLevel_5 PWR_CR_PLS_LEV5 +#define PWR_PVDLevel_6 PWR_CR_PLS_LEV6 +#define PWR_PVDLevel_7 PWR_CR_PLS_LEV7 + +#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_0) || ((LEVEL) == PWR_PVDLevel_1)|| \ + ((LEVEL) == PWR_PVDLevel_2) || ((LEVEL) == PWR_PVDLevel_3)|| \ + ((LEVEL) == PWR_PVDLevel_4) || ((LEVEL) == PWR_PVDLevel_5)|| \ + ((LEVEL) == PWR_PVDLevel_6) || ((LEVEL) == PWR_PVDLevel_7)) +/** + * @} + */ + + +/** @defgroup PWR_Regulator_state_in_STOP_mode + * @{ + */ +#define PWR_MainRegulator_ON ((uint32_t)0x00000000) +#define PWR_LowPowerRegulator_ON PWR_CR_LPDS + +/* --- PWR_Legacy ---*/ +#define PWR_Regulator_ON PWR_MainRegulator_ON +#define PWR_Regulator_LowPower PWR_LowPowerRegulator_ON + +#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MainRegulator_ON) || \ + ((REGULATOR) == PWR_LowPowerRegulator_ON)) + +/** + * @} + */ + +/** @defgroup PWR_Regulator_state_in_UnderDrive_mode + * @{ + */ +#define PWR_MainRegulator_UnderDrive_ON PWR_CR_MRUDS +#define PWR_LowPowerRegulator_UnderDrive_ON ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS)) + +#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MainRegulator_UnderDrive_ON) || \ + ((REGULATOR) == PWR_LowPowerRegulator_UnderDrive_ON)) + +/** + * @} + */ + +/** @defgroup PWR_STOP_mode_entry + * @{ + */ +#define PWR_STOPEntry_WFI ((uint8_t)0x01) +#define PWR_STOPEntry_WFE ((uint8_t)0x02) +#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE)) +/** + * @} + */ + +/** @defgroup PWR_Regulator_Voltage_Scale + * @{ + */ +#define PWR_Regulator_Voltage_Scale1 ((uint32_t)0x0000C000) +#define PWR_Regulator_Voltage_Scale2 ((uint32_t)0x00008000) +#define PWR_Regulator_Voltage_Scale3 ((uint32_t)0x00004000) +#define IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_Regulator_Voltage_Scale1) || \ + ((VOLTAGE) == PWR_Regulator_Voltage_Scale2) || \ + ((VOLTAGE) == PWR_Regulator_Voltage_Scale3)) +/** + * @} + */ + +/** @defgroup PWR_Flag + * @{ + */ +#define PWR_FLAG_WU PWR_CSR_WUF +#define PWR_FLAG_SB PWR_CSR_SBF +#define PWR_FLAG_PVDO PWR_CSR_PVDO +#define PWR_FLAG_BRR PWR_CSR_BRR +#define PWR_FLAG_VOSRDY PWR_CSR_VOSRDY +#define PWR_FLAG_ODRDY PWR_CSR_ODRDY +#define PWR_FLAG_ODSWRDY PWR_CSR_ODSWRDY +#define PWR_FLAG_UDRDY PWR_CSR_UDSWRDY + +/* --- FLAG Legacy ---*/ +#define PWR_FLAG_REGRDY PWR_FLAG_VOSRDY + +#define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || \ + ((FLAG) == PWR_FLAG_PVDO) || ((FLAG) == PWR_FLAG_BRR) || \ + ((FLAG) == PWR_FLAG_VOSRDY) || ((FLAG) == PWR_FLAG_ODRDY) || \ + ((FLAG) == PWR_FLAG_ODSWRDY) || ((FLAG) == PWR_FLAG_UDRDY)) + + +#define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || \ + ((FLAG) == PWR_FLAG_UDRDY)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the PWR configuration to the default reset state ******/ +void PWR_DeInit(void); + +/* Backup Domain Access function **********************************************/ +void PWR_BackupAccessCmd(FunctionalState NewState); + +/* PVD configuration functions ************************************************/ +void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel); +void PWR_PVDCmd(FunctionalState NewState); + +/* WakeUp pins configuration functions ****************************************/ +void PWR_WakeUpPinCmd(FunctionalState NewState); + +/* Main and Backup Regulators configuration functions *************************/ +void PWR_BackupRegulatorCmd(FunctionalState NewState); +void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage); +void PWR_OverDriveCmd(FunctionalState NewState); +void PWR_OverDriveSWCmd(FunctionalState NewState); +void PWR_UnderDriveCmd(FunctionalState NewState); + +/* FLASH Power Down configuration functions ***********************************/ +void PWR_FlashPowerDownCmd(FunctionalState NewState); + +/* Low Power modes configuration functions ************************************/ +void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry); +void PWR_EnterUnderDriveSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry); +void PWR_EnterSTANDBYMode(void); + +/* Flags management functions *************************************************/ +FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG); +void PWR_ClearFlag(uint32_t PWR_FLAG); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_PWR_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_rcc.h b/libs/BSP/stm32f4xx_rcc.h new file mode 100644 index 0000000..6abb551 --- /dev/null +++ b/libs/BSP/stm32f4xx_rcc.h @@ -0,0 +1,615 @@ +/** + ****************************************************************************** + * @file stm32f4xx_rcc.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the RCC firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_RCC_H +#define __STM32F4xx_RCC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup RCC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +typedef struct +{ + uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency expressed in Hz */ + uint32_t HCLK_Frequency; /*!< HCLK clock frequency expressed in Hz */ + uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency expressed in Hz */ + uint32_t PCLK2_Frequency; /*!< PCLK2 clock frequency expressed in Hz */ +}RCC_ClocksTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Constants + * @{ + */ + +/** @defgroup RCC_HSE_configuration + * @{ + */ +#define RCC_HSE_OFF ((uint8_t)0x00) +#define RCC_HSE_ON ((uint8_t)0x01) +#define RCC_HSE_Bypass ((uint8_t)0x05) +#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \ + ((HSE) == RCC_HSE_Bypass)) +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Source + * @{ + */ +#define RCC_PLLSource_HSI ((uint32_t)0x00000000) +#define RCC_PLLSource_HSE ((uint32_t)0x00400000) +#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI) || \ + ((SOURCE) == RCC_PLLSource_HSE)) +#define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63) +#define IS_RCC_PLLN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432)) +#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8)) +#define IS_RCC_PLLQ_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15)) + +#define IS_RCC_PLLI2SN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432)) +#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7)) + +#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15)) +#define IS_RCC_PLLSAIN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432)) +#define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15)) +#define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7)) + +#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32)) +#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32)) + +#define RCC_PLLSAIDivR_Div2 ((uint32_t)0x00000000) +#define RCC_PLLSAIDivR_Div4 ((uint32_t)0x00010000) +#define RCC_PLLSAIDivR_Div8 ((uint32_t)0x00020000) +#define RCC_PLLSAIDivR_Div16 ((uint32_t)0x00030000) +#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDivR_Div2) ||\ + ((VALUE) == RCC_PLLSAIDivR_Div4) ||\ + ((VALUE) == RCC_PLLSAIDivR_Div8) ||\ + ((VALUE) == RCC_PLLSAIDivR_Div16)) + +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source + * @{ + */ +#define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000) +#define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001) +#define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002) +#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \ + ((SOURCE) == RCC_SYSCLKSource_HSE) || \ + ((SOURCE) == RCC_SYSCLKSource_PLLCLK)) +/** + * @} + */ + +/** @defgroup RCC_AHB_Clock_Source + * @{ + */ +#define RCC_SYSCLK_Div1 ((uint32_t)0x00000000) +#define RCC_SYSCLK_Div2 ((uint32_t)0x00000080) +#define RCC_SYSCLK_Div4 ((uint32_t)0x00000090) +#define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0) +#define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0) +#define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0) +#define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0) +#define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0) +#define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0) +#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \ + ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \ + ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \ + ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \ + ((HCLK) == RCC_SYSCLK_Div512)) +/** + * @} + */ + +/** @defgroup RCC_APB1_APB2_Clock_Source + * @{ + */ +#define RCC_HCLK_Div1 ((uint32_t)0x00000000) +#define RCC_HCLK_Div2 ((uint32_t)0x00001000) +#define RCC_HCLK_Div4 ((uint32_t)0x00001400) +#define RCC_HCLK_Div8 ((uint32_t)0x00001800) +#define RCC_HCLK_Div16 ((uint32_t)0x00001C00) +#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \ + ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \ + ((PCLK) == RCC_HCLK_Div16)) +/** + * @} + */ + +/** @defgroup RCC_Interrupt_Source + * @{ + */ +#define RCC_IT_LSIRDY ((uint8_t)0x01) +#define RCC_IT_LSERDY ((uint8_t)0x02) +#define RCC_IT_HSIRDY ((uint8_t)0x04) +#define RCC_IT_HSERDY ((uint8_t)0x08) +#define RCC_IT_PLLRDY ((uint8_t)0x10) +#define RCC_IT_PLLI2SRDY ((uint8_t)0x20) +#define RCC_IT_PLLSAIRDY ((uint8_t)0x40) +#define RCC_IT_CSS ((uint8_t)0x80) + +#define IS_RCC_IT(IT) ((((IT) & (uint8_t)0x80) == 0x00) && ((IT) != 0x00)) +#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \ + ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \ + ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \ + ((IT) == RCC_IT_PLLSAIRDY) || ((IT) == RCC_IT_PLLI2SRDY)) +#define IS_RCC_CLEAR_IT(IT)((IT) != 0x00) + +/** + * @} + */ + +/** @defgroup RCC_LSE_Configuration + * @{ + */ +#define RCC_LSE_OFF ((uint8_t)0x00) +#define RCC_LSE_ON ((uint8_t)0x01) +#define RCC_LSE_Bypass ((uint8_t)0x04) +#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \ + ((LSE) == RCC_LSE_Bypass)) +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Source + * @{ + */ +#define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100) +#define RCC_RTCCLKSource_LSI ((uint32_t)0x00000200) +#define RCC_RTCCLKSource_HSE_Div2 ((uint32_t)0x00020300) +#define RCC_RTCCLKSource_HSE_Div3 ((uint32_t)0x00030300) +#define RCC_RTCCLKSource_HSE_Div4 ((uint32_t)0x00040300) +#define RCC_RTCCLKSource_HSE_Div5 ((uint32_t)0x00050300) +#define RCC_RTCCLKSource_HSE_Div6 ((uint32_t)0x00060300) +#define RCC_RTCCLKSource_HSE_Div7 ((uint32_t)0x00070300) +#define RCC_RTCCLKSource_HSE_Div8 ((uint32_t)0x00080300) +#define RCC_RTCCLKSource_HSE_Div9 ((uint32_t)0x00090300) +#define RCC_RTCCLKSource_HSE_Div10 ((uint32_t)0x000A0300) +#define RCC_RTCCLKSource_HSE_Div11 ((uint32_t)0x000B0300) +#define RCC_RTCCLKSource_HSE_Div12 ((uint32_t)0x000C0300) +#define RCC_RTCCLKSource_HSE_Div13 ((uint32_t)0x000D0300) +#define RCC_RTCCLKSource_HSE_Div14 ((uint32_t)0x000E0300) +#define RCC_RTCCLKSource_HSE_Div15 ((uint32_t)0x000F0300) +#define RCC_RTCCLKSource_HSE_Div16 ((uint32_t)0x00100300) +#define RCC_RTCCLKSource_HSE_Div17 ((uint32_t)0x00110300) +#define RCC_RTCCLKSource_HSE_Div18 ((uint32_t)0x00120300) +#define RCC_RTCCLKSource_HSE_Div19 ((uint32_t)0x00130300) +#define RCC_RTCCLKSource_HSE_Div20 ((uint32_t)0x00140300) +#define RCC_RTCCLKSource_HSE_Div21 ((uint32_t)0x00150300) +#define RCC_RTCCLKSource_HSE_Div22 ((uint32_t)0x00160300) +#define RCC_RTCCLKSource_HSE_Div23 ((uint32_t)0x00170300) +#define RCC_RTCCLKSource_HSE_Div24 ((uint32_t)0x00180300) +#define RCC_RTCCLKSource_HSE_Div25 ((uint32_t)0x00190300) +#define RCC_RTCCLKSource_HSE_Div26 ((uint32_t)0x001A0300) +#define RCC_RTCCLKSource_HSE_Div27 ((uint32_t)0x001B0300) +#define RCC_RTCCLKSource_HSE_Div28 ((uint32_t)0x001C0300) +#define RCC_RTCCLKSource_HSE_Div29 ((uint32_t)0x001D0300) +#define RCC_RTCCLKSource_HSE_Div30 ((uint32_t)0x001E0300) +#define RCC_RTCCLKSource_HSE_Div31 ((uint32_t)0x001F0300) +#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \ + ((SOURCE) == RCC_RTCCLKSource_LSI) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div2) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div3) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div4) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div5) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div6) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div7) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div8) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div9) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div10) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div11) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div12) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div13) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div14) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div15) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div16) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div17) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div18) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div19) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div20) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div21) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div22) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div23) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div24) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div25) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div26) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div27) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div28) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div29) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div30) || \ + ((SOURCE) == RCC_RTCCLKSource_HSE_Div31)) +/** + * @} + */ + +/** @defgroup RCC_I2S_Clock_Source + * @{ + */ +#define RCC_I2S2CLKSource_PLLI2S ((uint8_t)0x00) +#define RCC_I2S2CLKSource_Ext ((uint8_t)0x01) + +#define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_PLLI2S) || ((SOURCE) == RCC_I2S2CLKSource_Ext)) +/** + * @} + */ + +/** @defgroup RCC_SAI_BlockA_Clock_Source + * @{ + */ +#define RCC_SAIACLKSource_PLLSAI ((uint32_t)0x00000000) +#define RCC_SAIACLKSource_PLLI2S ((uint32_t)0x00100000) +#define RCC_SAIACLKSource_Ext ((uint32_t)0x00200000) + +#define IS_RCC_SAIACLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIACLKSource_PLLI2S) ||\ + ((SOURCE) == RCC_SAIACLKSource_PLLSAI) ||\ + ((SOURCE) == RCC_SAIACLKSource_Ext)) +/** + * @} + */ + +/** @defgroup RCC_SAI_BlockB_Clock_Source + * @{ + */ +#define RCC_SAIBCLKSource_PLLSAI ((uint32_t)0x00000000) +#define RCC_SAIBCLKSource_PLLI2S ((uint32_t)0x00400000) +#define RCC_SAIBCLKSource_Ext ((uint32_t)0x00800000) + +#define IS_RCC_SAIBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIBCLKSource_PLLI2S) ||\ + ((SOURCE) == RCC_SAIBCLKSource_PLLSAI) ||\ + ((SOURCE) == RCC_SAIBCLKSource_Ext)) +/** + * @} + */ + +/** @defgroup RCC_TIM_PRescaler_Selection + * @{ + */ +#define RCC_TIMPrescDesactivated ((uint8_t)0x00) +#define RCC_TIMPrescActivated ((uint8_t)0x01) + +#define IS_RCC_TIMCLK_PRESCALER(VALUE) (((VALUE) == RCC_TIMPrescDesactivated) || ((VALUE) == RCC_TIMPrescActivated)) +/** + * @} + */ + +/** @defgroup RCC_AHB1_Peripherals + * @{ + */ +#define RCC_AHB1Periph_GPIOA ((uint32_t)0x00000001) +#define RCC_AHB1Periph_GPIOB ((uint32_t)0x00000002) +#define RCC_AHB1Periph_GPIOC ((uint32_t)0x00000004) +#define RCC_AHB1Periph_GPIOD ((uint32_t)0x00000008) +#define RCC_AHB1Periph_GPIOE ((uint32_t)0x00000010) +#define RCC_AHB1Periph_GPIOF ((uint32_t)0x00000020) +#define RCC_AHB1Periph_GPIOG ((uint32_t)0x00000040) +#define RCC_AHB1Periph_GPIOH ((uint32_t)0x00000080) +#define RCC_AHB1Periph_GPIOI ((uint32_t)0x00000100) +#define RCC_AHB1Periph_GPIOJ ((uint32_t)0x00000200) +#define RCC_AHB1Periph_GPIOK ((uint32_t)0x00000400) +#define RCC_AHB1Periph_CRC ((uint32_t)0x00001000) +#define RCC_AHB1Periph_FLITF ((uint32_t)0x00008000) +#define RCC_AHB1Periph_SRAM1 ((uint32_t)0x00010000) +#define RCC_AHB1Periph_SRAM2 ((uint32_t)0x00020000) +#define RCC_AHB1Periph_BKPSRAM ((uint32_t)0x00040000) +#define RCC_AHB1Periph_SRAM3 ((uint32_t)0x00080000) +#define RCC_AHB1Periph_CCMDATARAMEN ((uint32_t)0x00100000) +#define RCC_AHB1Periph_DMA1 ((uint32_t)0x00200000) +#define RCC_AHB1Periph_DMA2 ((uint32_t)0x00400000) +#define RCC_AHB1Periph_DMA2D ((uint32_t)0x00800000) +#define RCC_AHB1Periph_ETH_MAC ((uint32_t)0x02000000) +#define RCC_AHB1Periph_ETH_MAC_Tx ((uint32_t)0x04000000) +#define RCC_AHB1Periph_ETH_MAC_Rx ((uint32_t)0x08000000) +#define RCC_AHB1Periph_ETH_MAC_PTP ((uint32_t)0x10000000) +#define RCC_AHB1Periph_OTG_HS ((uint32_t)0x20000000) +#define RCC_AHB1Periph_OTG_HS_ULPI ((uint32_t)0x40000000) + +#define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) ((((PERIPH) & 0x810BE800) == 0x00) && ((PERIPH) != 0x00)) +#define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xDD1FE800) == 0x00) && ((PERIPH) != 0x00)) +#define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) & 0x81106800) == 0x00) && ((PERIPH) != 0x00)) + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Peripherals + * @{ + */ +#define RCC_AHB2Periph_DCMI ((uint32_t)0x00000001) +#define RCC_AHB2Periph_CRYP ((uint32_t)0x00000010) +#define RCC_AHB2Periph_HASH ((uint32_t)0x00000020) +#define RCC_AHB2Periph_RNG ((uint32_t)0x00000040) +#define RCC_AHB2Periph_OTG_FS ((uint32_t)0x00000080) +#define IS_RCC_AHB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFF0E) == 0x00) && ((PERIPH) != 0x00)) +/** + * @} + */ + +/** @defgroup RCC_AHB3_Peripherals + * @{ + */ +#if defined (STM32F40_41xxx) +#define RCC_AHB3Periph_FSMC ((uint32_t)0x00000001) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define RCC_AHB3Periph_FMC ((uint32_t)0x00000001) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +#define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00)) +/** + * @} + */ + +/** @defgroup RCC_APB1_Peripherals + * @{ + */ +#define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001) +#define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002) +#define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004) +#define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008) +#define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010) +#define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020) +#define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040) +#define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080) +#define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100) +#define RCC_APB1Periph_WWDG ((uint32_t)0x00000800) +#define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000) +#define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000) +#define RCC_APB1Periph_USART2 ((uint32_t)0x00020000) +#define RCC_APB1Periph_USART3 ((uint32_t)0x00040000) +#define RCC_APB1Periph_UART4 ((uint32_t)0x00080000) +#define RCC_APB1Periph_UART5 ((uint32_t)0x00100000) +#define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000) +#define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000) +#define RCC_APB1Periph_I2C3 ((uint32_t)0x00800000) +#define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000) +#define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000) +#define RCC_APB1Periph_PWR ((uint32_t)0x10000000) +#define RCC_APB1Periph_DAC ((uint32_t)0x20000000) +#define RCC_APB1Periph_UART7 ((uint32_t)0x40000000) +#define RCC_APB1Periph_UART8 ((uint32_t)0x80000000) +#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x09013600) == 0x00) && ((PERIPH) != 0x00)) +/** + * @} + */ + +/** @defgroup RCC_APB2_Peripherals + * @{ + */ +#define RCC_APB2Periph_TIM1 ((uint32_t)0x00000001) +#define RCC_APB2Periph_TIM8 ((uint32_t)0x00000002) +#define RCC_APB2Periph_USART1 ((uint32_t)0x00000010) +#define RCC_APB2Periph_USART6 ((uint32_t)0x00000020) +#define RCC_APB2Periph_ADC ((uint32_t)0x00000100) +#define RCC_APB2Periph_ADC1 ((uint32_t)0x00000100) +#define RCC_APB2Periph_ADC2 ((uint32_t)0x00000200) +#define RCC_APB2Periph_ADC3 ((uint32_t)0x00000400) +#define RCC_APB2Periph_SDIO ((uint32_t)0x00000800) +#define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000) +#define RCC_APB2Periph_SPI4 ((uint32_t)0x00002000) +#define RCC_APB2Periph_SYSCFG ((uint32_t)0x00004000) +#define RCC_APB2Periph_TIM9 ((uint32_t)0x00010000) +#define RCC_APB2Periph_TIM10 ((uint32_t)0x00020000) +#define RCC_APB2Periph_TIM11 ((uint32_t)0x00040000) +#define RCC_APB2Periph_SPI5 ((uint32_t)0x00100000) +#define RCC_APB2Periph_SPI6 ((uint32_t)0x00200000) +#define RCC_APB2Periph_SAI1 ((uint32_t)0x00400000) +#define RCC_APB2Periph_LTDC ((uint32_t)0x04000000) + +#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFB8880CC) == 0x00) && ((PERIPH) != 0x00)) +#define IS_RCC_APB2_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xFB8886CC) == 0x00) && ((PERIPH) != 0x00)) + +/** + * @} + */ + +/** @defgroup RCC_MCO1_Clock_Source_Prescaler + * @{ + */ +#define RCC_MCO1Source_HSI ((uint32_t)0x00000000) +#define RCC_MCO1Source_LSE ((uint32_t)0x00200000) +#define RCC_MCO1Source_HSE ((uint32_t)0x00400000) +#define RCC_MCO1Source_PLLCLK ((uint32_t)0x00600000) +#define RCC_MCO1Div_1 ((uint32_t)0x00000000) +#define RCC_MCO1Div_2 ((uint32_t)0x04000000) +#define RCC_MCO1Div_3 ((uint32_t)0x05000000) +#define RCC_MCO1Div_4 ((uint32_t)0x06000000) +#define RCC_MCO1Div_5 ((uint32_t)0x07000000) +#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1Source_HSI) || ((SOURCE) == RCC_MCO1Source_LSE) || \ + ((SOURCE) == RCC_MCO1Source_HSE) || ((SOURCE) == RCC_MCO1Source_PLLCLK)) + +#define IS_RCC_MCO1DIV(DIV) (((DIV) == RCC_MCO1Div_1) || ((DIV) == RCC_MCO1Div_2) || \ + ((DIV) == RCC_MCO1Div_3) || ((DIV) == RCC_MCO1Div_4) || \ + ((DIV) == RCC_MCO1Div_5)) +/** + * @} + */ + +/** @defgroup RCC_MCO2_Clock_Source_Prescaler + * @{ + */ +#define RCC_MCO2Source_SYSCLK ((uint32_t)0x00000000) +#define RCC_MCO2Source_PLLI2SCLK ((uint32_t)0x40000000) +#define RCC_MCO2Source_HSE ((uint32_t)0x80000000) +#define RCC_MCO2Source_PLLCLK ((uint32_t)0xC0000000) +#define RCC_MCO2Div_1 ((uint32_t)0x00000000) +#define RCC_MCO2Div_2 ((uint32_t)0x20000000) +#define RCC_MCO2Div_3 ((uint32_t)0x28000000) +#define RCC_MCO2Div_4 ((uint32_t)0x30000000) +#define RCC_MCO2Div_5 ((uint32_t)0x38000000) +#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2Source_SYSCLK) || ((SOURCE) == RCC_MCO2Source_PLLI2SCLK)|| \ + ((SOURCE) == RCC_MCO2Source_HSE) || ((SOURCE) == RCC_MCO2Source_PLLCLK)) + +#define IS_RCC_MCO2DIV(DIV) (((DIV) == RCC_MCO2Div_1) || ((DIV) == RCC_MCO2Div_2) || \ + ((DIV) == RCC_MCO2Div_3) || ((DIV) == RCC_MCO2Div_4) || \ + ((DIV) == RCC_MCO2Div_5)) +/** + * @} + */ + +/** @defgroup RCC_Flag + * @{ + */ +#define RCC_FLAG_HSIRDY ((uint8_t)0x21) +#define RCC_FLAG_HSERDY ((uint8_t)0x31) +#define RCC_FLAG_PLLRDY ((uint8_t)0x39) +#define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B) +#define RCC_FLAG_PLLSAIRDY ((uint8_t)0x3D) +#define RCC_FLAG_LSERDY ((uint8_t)0x41) +#define RCC_FLAG_LSIRDY ((uint8_t)0x61) +#define RCC_FLAG_BORRST ((uint8_t)0x79) +#define RCC_FLAG_PINRST ((uint8_t)0x7A) +#define RCC_FLAG_PORRST ((uint8_t)0x7B) +#define RCC_FLAG_SFTRST ((uint8_t)0x7C) +#define RCC_FLAG_IWDGRST ((uint8_t)0x7D) +#define RCC_FLAG_WWDGRST ((uint8_t)0x7E) +#define RCC_FLAG_LPWRRST ((uint8_t)0x7F) + +#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \ + ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \ + ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_BORRST) || \ + ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \ + ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST)|| \ + ((FLAG) == RCC_FLAG_WWDGRST) || ((FLAG) == RCC_FLAG_LPWRRST)|| \ + ((FLAG) == RCC_FLAG_PLLI2SRDY)|| ((FLAG) == RCC_FLAG_PLLSAIRDY)) + +#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the RCC clock configuration to the default reset state */ +void RCC_DeInit(void); + +/* Internal/external clocks, PLL, CSS and MCO configuration functions *********/ +void RCC_HSEConfig(uint8_t RCC_HSE); +ErrorStatus RCC_WaitForHSEStartUp(void); +void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue); +void RCC_HSICmd(FunctionalState NewState); +void RCC_LSEConfig(uint8_t RCC_LSE); +void RCC_LSICmd(FunctionalState NewState); +void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ); +void RCC_PLLCmd(FunctionalState NewState); + +#if defined (STM32F40_41xxx) || defined (STM32F401xx) +void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR); +#endif /* STM32F40_41xxx || STM32F401xx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR); +#endif /* STM32F41_43xxx */ + +void RCC_PLLI2SCmd(FunctionalState NewState); +void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR); +void RCC_PLLSAICmd(FunctionalState NewState); +void RCC_ClockSecuritySystemCmd(FunctionalState NewState); +void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div); +void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div); + +/* System, AHB and APB busses clocks configuration functions ******************/ +void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource); +uint8_t RCC_GetSYSCLKSource(void); +void RCC_HCLKConfig(uint32_t RCC_SYSCLK); +void RCC_PCLK1Config(uint32_t RCC_HCLK); +void RCC_PCLK2Config(uint32_t RCC_HCLK); +void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks); + +/* Peripheral clocks configuration functions **********************************/ +void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource); +void RCC_RTCCLKCmd(FunctionalState NewState); +void RCC_BackupResetCmd(FunctionalState NewState); +void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource); +void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ); +void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ); +void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource); +void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource); +void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR); +void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler); + +void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState); +void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState); +void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState); +void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); +void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); + +void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState); +void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState); +void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState); +void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); +void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); + +void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState); +void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState); +void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState); +void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState); +void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState); +FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG); +void RCC_ClearFlag(void); +ITStatus RCC_GetITStatus(uint8_t RCC_IT); +void RCC_ClearITPendingBit(uint8_t RCC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_RCC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_rng.h b/libs/BSP/stm32f4xx_rng.h new file mode 100644 index 0000000..874c9ba --- /dev/null +++ b/libs/BSP/stm32f4xx_rng.h @@ -0,0 +1,120 @@ +/** + ****************************************************************************** + * @file stm32f4xx_rng.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the Random + * Number Generator(RNG) firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_RNG_H +#define __STM32F4xx_RNG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup RNG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup RNG_Exported_Constants + * @{ + */ + +/** @defgroup RNG_flags_definition + * @{ + */ +#define RNG_FLAG_DRDY ((uint8_t)0x0001) /*!< Data ready */ +#define RNG_FLAG_CECS ((uint8_t)0x0002) /*!< Clock error current status */ +#define RNG_FLAG_SECS ((uint8_t)0x0004) /*!< Seed error current status */ + +#define IS_RNG_GET_FLAG(RNG_FLAG) (((RNG_FLAG) == RNG_FLAG_DRDY) || \ + ((RNG_FLAG) == RNG_FLAG_CECS) || \ + ((RNG_FLAG) == RNG_FLAG_SECS)) +#define IS_RNG_CLEAR_FLAG(RNG_FLAG) (((RNG_FLAG) == RNG_FLAG_CECS) || \ + ((RNG_FLAG) == RNG_FLAG_SECS)) +/** + * @} + */ + +/** @defgroup RNG_interrupts_definition + * @{ + */ +#define RNG_IT_CEI ((uint8_t)0x20) /*!< Clock error interrupt */ +#define RNG_IT_SEI ((uint8_t)0x40) /*!< Seed error interrupt */ + +#define IS_RNG_IT(IT) ((((IT) & (uint8_t)0x9F) == 0x00) && ((IT) != 0x00)) +#define IS_RNG_GET_IT(RNG_IT) (((RNG_IT) == RNG_IT_CEI) || ((RNG_IT) == RNG_IT_SEI)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the RNG configuration to the default reset state *****/ +void RNG_DeInit(void); + +/* Configuration function *****************************************************/ +void RNG_Cmd(FunctionalState NewState); + +/* Get 32 bit Random number function ******************************************/ +uint32_t RNG_GetRandomNumber(void); + +/* Interrupts and flags management functions **********************************/ +void RNG_ITConfig(FunctionalState NewState); +FlagStatus RNG_GetFlagStatus(uint8_t RNG_FLAG); +void RNG_ClearFlag(uint8_t RNG_FLAG); +ITStatus RNG_GetITStatus(uint8_t RNG_IT); +void RNG_ClearITPendingBit(uint8_t RNG_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_RNG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_rtc.h b/libs/BSP/stm32f4xx_rtc.h new file mode 100644 index 0000000..a46227e --- /dev/null +++ b/libs/BSP/stm32f4xx_rtc.h @@ -0,0 +1,881 @@ +/** + ****************************************************************************** + * @file stm32f4xx_rtc.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the RTC firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_RTC_H +#define __STM32F4xx_RTC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup RTC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief RTC Init structures definition + */ +typedef struct +{ + uint32_t RTC_HourFormat; /*!< Specifies the RTC Hour Format. + This parameter can be a value of @ref RTC_Hour_Formats */ + + uint32_t RTC_AsynchPrediv; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be set to a value lower than 0x7F */ + + uint32_t RTC_SynchPrediv; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be set to a value lower than 0x7FFF */ +}RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint8_t RTC_Hours; /*!< Specifies the RTC Time Hour. + This parameter must be set to a value in the 0-12 range + if the RTC_HourFormat_12 is selected or 0-23 range if + the RTC_HourFormat_24 is selected. */ + + uint8_t RTC_Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be set to a value in the 0-59 range. */ + + uint8_t RTC_Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be set to a value in the 0-59 range. */ + + uint8_t RTC_H12; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_AM_PM_Definitions */ +}RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t RTC_WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint8_t RTC_Month; /*!< Specifies the RTC Date Month (in BCD format). + This parameter can be a value of @ref RTC_Month_Date_Definitions */ + + uint8_t RTC_Date; /*!< Specifies the RTC Date. + This parameter must be set to a value in the 1-31 range. */ + + uint8_t RTC_Year; /*!< Specifies the RTC Date Year. + This parameter must be set to a value in the 0-99 range. */ +}RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + RTC_TimeTypeDef RTC_AlarmTime; /*!< Specifies the RTC Alarm Time members. */ + + uint32_t RTC_AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_AlarmMask_Definitions */ + + uint32_t RTC_AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on Date or WeekDay. + This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */ + + uint8_t RTC_AlarmDateWeekDay; /*!< Specifies the RTC Alarm Date/WeekDay. + If the Alarm Date is selected, this parameter + must be set to a value in the 1-31 range. + If the Alarm WeekDay is selected, this + parameter can be a value of @ref RTC_WeekDay_Definitions */ +}RTC_AlarmTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup RTC_Exported_Constants + * @{ + */ + + +/** @defgroup RTC_Hour_Formats + * @{ + */ +#define RTC_HourFormat_24 ((uint32_t)0x00000000) +#define RTC_HourFormat_12 ((uint32_t)0x00000040) +#define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HourFormat_12) || \ + ((FORMAT) == RTC_HourFormat_24)) +/** + * @} + */ + +/** @defgroup RTC_Asynchronous_Predivider + * @{ + */ +#define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7F) + +/** + * @} + */ + + +/** @defgroup RTC_Synchronous_Predivider + * @{ + */ +#define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FFF) + +/** + * @} + */ + +/** @defgroup RTC_Time_Definitions + * @{ + */ +#define IS_RTC_HOUR12(HOUR) (((HOUR) > 0) && ((HOUR) <= 12)) +#define IS_RTC_HOUR24(HOUR) ((HOUR) <= 23) +#define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59) +#define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59) + +/** + * @} + */ + +/** @defgroup RTC_AM_PM_Definitions + * @{ + */ +#define RTC_H12_AM ((uint8_t)0x00) +#define RTC_H12_PM ((uint8_t)0x40) +#define IS_RTC_H12(PM) (((PM) == RTC_H12_AM) || ((PM) == RTC_H12_PM)) + +/** + * @} + */ + +/** @defgroup RTC_Year_Date_Definitions + * @{ + */ +#define IS_RTC_YEAR(YEAR) ((YEAR) <= 99) + +/** + * @} + */ + +/** @defgroup RTC_Month_Date_Definitions + * @{ + */ + +/* Coded in BCD format */ +#define RTC_Month_January ((uint8_t)0x01) +#define RTC_Month_February ((uint8_t)0x02) +#define RTC_Month_March ((uint8_t)0x03) +#define RTC_Month_April ((uint8_t)0x04) +#define RTC_Month_May ((uint8_t)0x05) +#define RTC_Month_June ((uint8_t)0x06) +#define RTC_Month_July ((uint8_t)0x07) +#define RTC_Month_August ((uint8_t)0x08) +#define RTC_Month_September ((uint8_t)0x09) +#define RTC_Month_October ((uint8_t)0x10) +#define RTC_Month_November ((uint8_t)0x11) +#define RTC_Month_December ((uint8_t)0x12) +#define IS_RTC_MONTH(MONTH) (((MONTH) >= 1) && ((MONTH) <= 12)) +#define IS_RTC_DATE(DATE) (((DATE) >= 1) && ((DATE) <= 31)) + +/** + * @} + */ + +/** @defgroup RTC_WeekDay_Definitions + * @{ + */ + +#define RTC_Weekday_Monday ((uint8_t)0x01) +#define RTC_Weekday_Tuesday ((uint8_t)0x02) +#define RTC_Weekday_Wednesday ((uint8_t)0x03) +#define RTC_Weekday_Thursday ((uint8_t)0x04) +#define RTC_Weekday_Friday ((uint8_t)0x05) +#define RTC_Weekday_Saturday ((uint8_t)0x06) +#define RTC_Weekday_Sunday ((uint8_t)0x07) +#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || \ + ((WEEKDAY) == RTC_Weekday_Tuesday) || \ + ((WEEKDAY) == RTC_Weekday_Wednesday) || \ + ((WEEKDAY) == RTC_Weekday_Thursday) || \ + ((WEEKDAY) == RTC_Weekday_Friday) || \ + ((WEEKDAY) == RTC_Weekday_Saturday) || \ + ((WEEKDAY) == RTC_Weekday_Sunday)) +/** + * @} + */ + + +/** @defgroup RTC_Alarm_Definitions + * @{ + */ +#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0) && ((DATE) <= 31)) +#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || \ + ((WEEKDAY) == RTC_Weekday_Tuesday) || \ + ((WEEKDAY) == RTC_Weekday_Wednesday) || \ + ((WEEKDAY) == RTC_Weekday_Thursday) || \ + ((WEEKDAY) == RTC_Weekday_Friday) || \ + ((WEEKDAY) == RTC_Weekday_Saturday) || \ + ((WEEKDAY) == RTC_Weekday_Sunday)) + +/** + * @} + */ + + +/** @defgroup RTC_AlarmDateWeekDay_Definitions + * @{ + */ +#define RTC_AlarmDateWeekDaySel_Date ((uint32_t)0x00000000) +#define RTC_AlarmDateWeekDaySel_WeekDay ((uint32_t)0x40000000) + +#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_AlarmDateWeekDaySel_Date) || \ + ((SEL) == RTC_AlarmDateWeekDaySel_WeekDay)) + +/** + * @} + */ + + +/** @defgroup RTC_AlarmMask_Definitions + * @{ + */ +#define RTC_AlarmMask_None ((uint32_t)0x00000000) +#define RTC_AlarmMask_DateWeekDay ((uint32_t)0x80000000) +#define RTC_AlarmMask_Hours ((uint32_t)0x00800000) +#define RTC_AlarmMask_Minutes ((uint32_t)0x00008000) +#define RTC_AlarmMask_Seconds ((uint32_t)0x00000080) +#define RTC_AlarmMask_All ((uint32_t)0x80808080) +#define IS_ALARM_MASK(MASK) (((MASK) & 0x7F7F7F7F) == (uint32_t)RESET) + +/** + * @} + */ + +/** @defgroup RTC_Alarms_Definitions + * @{ + */ +#define RTC_Alarm_A ((uint32_t)0x00000100) +#define RTC_Alarm_B ((uint32_t)0x00000200) +#define IS_RTC_ALARM(ALARM) (((ALARM) == RTC_Alarm_A) || ((ALARM) == RTC_Alarm_B)) +#define IS_RTC_CMD_ALARM(ALARM) (((ALARM) & (RTC_Alarm_A | RTC_Alarm_B)) != (uint32_t)RESET) + +/** + * @} + */ + + /** @defgroup RTC_Alarm_Sub_Seconds_Masks_Definitions + * @{ + */ +#define RTC_AlarmSubSecondMask_All ((uint32_t)0x00000000) /*!< All Alarm SS fields are masked. + There is no comparison on sub seconds + for Alarm */ +#define RTC_AlarmSubSecondMask_SS14_1 ((uint32_t)0x01000000) /*!< SS[14:1] are don't care in Alarm + comparison. Only SS[0] is compared. */ +#define RTC_AlarmSubSecondMask_SS14_2 ((uint32_t)0x02000000) /*!< SS[14:2] are don't care in Alarm + comparison. Only SS[1:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_3 ((uint32_t)0x03000000) /*!< SS[14:3] are don't care in Alarm + comparison. Only SS[2:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_4 ((uint32_t)0x04000000) /*!< SS[14:4] are don't care in Alarm + comparison. Only SS[3:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_5 ((uint32_t)0x05000000) /*!< SS[14:5] are don't care in Alarm + comparison. Only SS[4:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_6 ((uint32_t)0x06000000) /*!< SS[14:6] are don't care in Alarm + comparison. Only SS[5:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_7 ((uint32_t)0x07000000) /*!< SS[14:7] are don't care in Alarm + comparison. Only SS[6:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_8 ((uint32_t)0x08000000) /*!< SS[14:8] are don't care in Alarm + comparison. Only SS[7:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_9 ((uint32_t)0x09000000) /*!< SS[14:9] are don't care in Alarm + comparison. Only SS[8:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_10 ((uint32_t)0x0A000000) /*!< SS[14:10] are don't care in Alarm + comparison. Only SS[9:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_11 ((uint32_t)0x0B000000) /*!< SS[14:11] are don't care in Alarm + comparison. Only SS[10:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_12 ((uint32_t)0x0C000000) /*!< SS[14:12] are don't care in Alarm + comparison.Only SS[11:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14_13 ((uint32_t)0x0D000000) /*!< SS[14:13] are don't care in Alarm + comparison. Only SS[12:0] are compared */ +#define RTC_AlarmSubSecondMask_SS14 ((uint32_t)0x0E000000) /*!< SS[14] is don't care in Alarm + comparison.Only SS[13:0] are compared */ +#define RTC_AlarmSubSecondMask_None ((uint32_t)0x0F000000) /*!< SS[14:0] are compared and must match + to activate alarm. */ +#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_AlarmSubSecondMask_All) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_1) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_2) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_3) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_4) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_5) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_6) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_7) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_8) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_9) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_10) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_11) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_12) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14_13) || \ + ((MASK) == RTC_AlarmSubSecondMask_SS14) || \ + ((MASK) == RTC_AlarmSubSecondMask_None)) +/** + * @} + */ + +/** @defgroup RTC_Alarm_Sub_Seconds_Value + * @{ + */ + +#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= 0x00007FFF) + +/** + * @} + */ + +/** @defgroup RTC_Wakeup_Timer_Definitions + * @{ + */ +#define RTC_WakeUpClock_RTCCLK_Div16 ((uint32_t)0x00000000) +#define RTC_WakeUpClock_RTCCLK_Div8 ((uint32_t)0x00000001) +#define RTC_WakeUpClock_RTCCLK_Div4 ((uint32_t)0x00000002) +#define RTC_WakeUpClock_RTCCLK_Div2 ((uint32_t)0x00000003) +#define RTC_WakeUpClock_CK_SPRE_16bits ((uint32_t)0x00000004) +#define RTC_WakeUpClock_CK_SPRE_17bits ((uint32_t)0x00000006) +#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WakeUpClock_RTCCLK_Div16) || \ + ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div8) || \ + ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div4) || \ + ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div2) || \ + ((CLOCK) == RTC_WakeUpClock_CK_SPRE_16bits) || \ + ((CLOCK) == RTC_WakeUpClock_CK_SPRE_17bits)) +#define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= 0xFFFF) +/** + * @} + */ + +/** @defgroup RTC_Time_Stamp_Edges_definitions + * @{ + */ +#define RTC_TimeStampEdge_Rising ((uint32_t)0x00000000) +#define RTC_TimeStampEdge_Falling ((uint32_t)0x00000008) +#define IS_RTC_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TimeStampEdge_Rising) || \ + ((EDGE) == RTC_TimeStampEdge_Falling)) +/** + * @} + */ + +/** @defgroup RTC_Output_selection_Definitions + * @{ + */ +#define RTC_Output_Disable ((uint32_t)0x00000000) +#define RTC_Output_AlarmA ((uint32_t)0x00200000) +#define RTC_Output_AlarmB ((uint32_t)0x00400000) +#define RTC_Output_WakeUp ((uint32_t)0x00600000) + +#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_Output_Disable) || \ + ((OUTPUT) == RTC_Output_AlarmA) || \ + ((OUTPUT) == RTC_Output_AlarmB) || \ + ((OUTPUT) == RTC_Output_WakeUp)) + +/** + * @} + */ + +/** @defgroup RTC_Output_Polarity_Definitions + * @{ + */ +#define RTC_OutputPolarity_High ((uint32_t)0x00000000) +#define RTC_OutputPolarity_Low ((uint32_t)0x00100000) +#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OutputPolarity_High) || \ + ((POL) == RTC_OutputPolarity_Low)) +/** + * @} + */ + + +/** @defgroup RTC_Digital_Calibration_Definitions + * @{ + */ +#define RTC_CalibSign_Positive ((uint32_t)0x00000000) +#define RTC_CalibSign_Negative ((uint32_t)0x00000080) +#define IS_RTC_CALIB_SIGN(SIGN) (((SIGN) == RTC_CalibSign_Positive) || \ + ((SIGN) == RTC_CalibSign_Negative)) +#define IS_RTC_CALIB_VALUE(VALUE) ((VALUE) < 0x20) + +/** + * @} + */ + + /** @defgroup RTC_Calib_Output_selection_Definitions + * @{ + */ +#define RTC_CalibOutput_512Hz ((uint32_t)0x00000000) +#define RTC_CalibOutput_1Hz ((uint32_t)0x00080000) +#define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CalibOutput_512Hz) || \ + ((OUTPUT) == RTC_CalibOutput_1Hz)) +/** + * @} + */ + +/** @defgroup RTC_Smooth_calib_period_Definitions + * @{ + */ +#define RTC_SmoothCalibPeriod_32sec ((uint32_t)0x00000000) /*!< if RTCCLK = 32768 Hz, Smooth calibation + period is 32s, else 2exp20 RTCCLK seconds */ +#define RTC_SmoothCalibPeriod_16sec ((uint32_t)0x00002000) /*!< if RTCCLK = 32768 Hz, Smooth calibation + period is 16s, else 2exp19 RTCCLK seconds */ +#define RTC_SmoothCalibPeriod_8sec ((uint32_t)0x00004000) /*!< if RTCCLK = 32768 Hz, Smooth calibation + period is 8s, else 2exp18 RTCCLK seconds */ +#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SmoothCalibPeriod_32sec) || \ + ((PERIOD) == RTC_SmoothCalibPeriod_16sec) || \ + ((PERIOD) == RTC_SmoothCalibPeriod_8sec)) + +/** + * @} + */ + +/** @defgroup RTC_Smooth_calib_Plus_pulses_Definitions + * @{ + */ +#define RTC_SmoothCalibPlusPulses_Set ((uint32_t)0x00008000) /*!< The number of RTCCLK pulses added + during a X -second window = Y - CALM[8:0]. + with Y = 512, 256, 128 when X = 32, 16, 8 */ +#define RTC_SmoothCalibPlusPulses_Reset ((uint32_t)0x00000000) /*!< The number of RTCCLK pulses subbstited + during a 32-second window = CALM[8:0]. */ +#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SmoothCalibPlusPulses_Set) || \ + ((PLUS) == RTC_SmoothCalibPlusPulses_Reset)) + +/** + * @} + */ + +/** @defgroup RTC_Smooth_calib_Minus_pulses_Definitions + * @{ + */ +#define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= 0x000001FF) + +/** + * @} + */ + +/** @defgroup RTC_DayLightSaving_Definitions + * @{ + */ +#define RTC_DayLightSaving_SUB1H ((uint32_t)0x00020000) +#define RTC_DayLightSaving_ADD1H ((uint32_t)0x00010000) +#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DayLightSaving_SUB1H) || \ + ((SAVE) == RTC_DayLightSaving_ADD1H)) + +#define RTC_StoreOperation_Reset ((uint32_t)0x00000000) +#define RTC_StoreOperation_Set ((uint32_t)0x00040000) +#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_StoreOperation_Reset) || \ + ((OPERATION) == RTC_StoreOperation_Set)) +/** + * @} + */ + +/** @defgroup RTC_Tamper_Trigger_Definitions + * @{ + */ +#define RTC_TamperTrigger_RisingEdge ((uint32_t)0x00000000) +#define RTC_TamperTrigger_FallingEdge ((uint32_t)0x00000001) +#define RTC_TamperTrigger_LowLevel ((uint32_t)0x00000000) +#define RTC_TamperTrigger_HighLevel ((uint32_t)0x00000001) +#define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TamperTrigger_RisingEdge) || \ + ((TRIGGER) == RTC_TamperTrigger_FallingEdge) || \ + ((TRIGGER) == RTC_TamperTrigger_LowLevel) || \ + ((TRIGGER) == RTC_TamperTrigger_HighLevel)) + +/** + * @} + */ + +/** @defgroup RTC_Tamper_Filter_Definitions + * @{ + */ +#define RTC_TamperFilter_Disable ((uint32_t)0x00000000) /*!< Tamper filter is disabled */ + +#define RTC_TamperFilter_2Sample ((uint32_t)0x00000800) /*!< Tamper is activated after 2 + consecutive samples at the active level */ +#define RTC_TamperFilter_4Sample ((uint32_t)0x00001000) /*!< Tamper is activated after 4 + consecutive samples at the active level */ +#define RTC_TamperFilter_8Sample ((uint32_t)0x00001800) /*!< Tamper is activated after 8 + consecutive samples at the active leve. */ +#define IS_RTC_TAMPER_FILTER(FILTER) (((FILTER) == RTC_TamperFilter_Disable) || \ + ((FILTER) == RTC_TamperFilter_2Sample) || \ + ((FILTER) == RTC_TamperFilter_4Sample) || \ + ((FILTER) == RTC_TamperFilter_8Sample)) +/** + * @} + */ + +/** @defgroup RTC_Tamper_Sampling_Frequencies_Definitions + * @{ + */ +#define RTC_TamperSamplingFreq_RTCCLK_Div32768 ((uint32_t)0x00000000) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 32768 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div16384 ((uint32_t)0x000000100) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 16384 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div8192 ((uint32_t)0x00000200) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 8192 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div4096 ((uint32_t)0x00000300) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 4096 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div2048 ((uint32_t)0x00000400) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 2048 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div1024 ((uint32_t)0x00000500) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 1024 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div512 ((uint32_t)0x00000600) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 512 */ +#define RTC_TamperSamplingFreq_RTCCLK_Div256 ((uint32_t)0x00000700) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 256 */ +#define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div32768) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div16384) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div8192) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div4096) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div2048) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div1024) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div512) || \ + ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div256)) + +/** + * @} + */ + + /** @defgroup RTC_Tamper_Pin_Precharge_Duration_Definitions + * @{ + */ +#define RTC_TamperPrechargeDuration_1RTCCLK ((uint32_t)0x00000000) /*!< Tamper pins are pre-charged before + sampling during 1 RTCCLK cycle */ +#define RTC_TamperPrechargeDuration_2RTCCLK ((uint32_t)0x00002000) /*!< Tamper pins are pre-charged before + sampling during 2 RTCCLK cycles */ +#define RTC_TamperPrechargeDuration_4RTCCLK ((uint32_t)0x00004000) /*!< Tamper pins are pre-charged before + sampling during 4 RTCCLK cycles */ +#define RTC_TamperPrechargeDuration_8RTCCLK ((uint32_t)0x00006000) /*!< Tamper pins are pre-charged before + sampling during 8 RTCCLK cycles */ + +#define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TamperPrechargeDuration_1RTCCLK) || \ + ((DURATION) == RTC_TamperPrechargeDuration_2RTCCLK) || \ + ((DURATION) == RTC_TamperPrechargeDuration_4RTCCLK) || \ + ((DURATION) == RTC_TamperPrechargeDuration_8RTCCLK)) +/** + * @} + */ + +/** @defgroup RTC_Tamper_Pins_Definitions + * @{ + */ +#define RTC_Tamper_1 RTC_TAFCR_TAMP1E +#define IS_RTC_TAMPER(TAMPER) (((TAMPER) == RTC_Tamper_1)) + +/** + * @} + */ + +/** @defgroup RTC_Tamper_Pin_Selection + * @{ + */ +#define RTC_TamperPin_PC13 ((uint32_t)0x00000000) +#define RTC_TamperPin_PI8 ((uint32_t)0x00010000) +#define IS_RTC_TAMPER_PIN(PIN) (((PIN) == RTC_TamperPin_PC13) || \ + ((PIN) == RTC_TamperPin_PI8)) +/** + * @} + */ + +/** @defgroup RTC_TimeStamp_Pin_Selection + * @{ + */ +#define RTC_TimeStampPin_PC13 ((uint32_t)0x00000000) +#define RTC_TimeStampPin_PI8 ((uint32_t)0x00020000) +#define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TimeStampPin_PC13) || \ + ((PIN) == RTC_TimeStampPin_PI8)) +/** + * @} + */ + +/** @defgroup RTC_Output_Type_ALARM_OUT + * @{ + */ +#define RTC_OutputType_OpenDrain ((uint32_t)0x00000000) +#define RTC_OutputType_PushPull ((uint32_t)0x00040000) +#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OutputType_OpenDrain) || \ + ((TYPE) == RTC_OutputType_PushPull)) + +/** + * @} + */ + +/** @defgroup RTC_Add_1_Second_Parameter_Definitions + * @{ + */ +#define RTC_ShiftAdd1S_Reset ((uint32_t)0x00000000) +#define RTC_ShiftAdd1S_Set ((uint32_t)0x80000000) +#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_ShiftAdd1S_Reset) || \ + ((SEL) == RTC_ShiftAdd1S_Set)) +/** + * @} + */ + +/** @defgroup RTC_Substract_Fraction_Of_Second_Value + * @{ + */ +#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= 0x00007FFF) + +/** + * @} + */ + +/** @defgroup RTC_Backup_Registers_Definitions + * @{ + */ + +#define RTC_BKP_DR0 ((uint32_t)0x00000000) +#define RTC_BKP_DR1 ((uint32_t)0x00000001) +#define RTC_BKP_DR2 ((uint32_t)0x00000002) +#define RTC_BKP_DR3 ((uint32_t)0x00000003) +#define RTC_BKP_DR4 ((uint32_t)0x00000004) +#define RTC_BKP_DR5 ((uint32_t)0x00000005) +#define RTC_BKP_DR6 ((uint32_t)0x00000006) +#define RTC_BKP_DR7 ((uint32_t)0x00000007) +#define RTC_BKP_DR8 ((uint32_t)0x00000008) +#define RTC_BKP_DR9 ((uint32_t)0x00000009) +#define RTC_BKP_DR10 ((uint32_t)0x0000000A) +#define RTC_BKP_DR11 ((uint32_t)0x0000000B) +#define RTC_BKP_DR12 ((uint32_t)0x0000000C) +#define RTC_BKP_DR13 ((uint32_t)0x0000000D) +#define RTC_BKP_DR14 ((uint32_t)0x0000000E) +#define RTC_BKP_DR15 ((uint32_t)0x0000000F) +#define RTC_BKP_DR16 ((uint32_t)0x00000010) +#define RTC_BKP_DR17 ((uint32_t)0x00000011) +#define RTC_BKP_DR18 ((uint32_t)0x00000012) +#define RTC_BKP_DR19 ((uint32_t)0x00000013) +#define IS_RTC_BKP(BKP) (((BKP) == RTC_BKP_DR0) || \ + ((BKP) == RTC_BKP_DR1) || \ + ((BKP) == RTC_BKP_DR2) || \ + ((BKP) == RTC_BKP_DR3) || \ + ((BKP) == RTC_BKP_DR4) || \ + ((BKP) == RTC_BKP_DR5) || \ + ((BKP) == RTC_BKP_DR6) || \ + ((BKP) == RTC_BKP_DR7) || \ + ((BKP) == RTC_BKP_DR8) || \ + ((BKP) == RTC_BKP_DR9) || \ + ((BKP) == RTC_BKP_DR10) || \ + ((BKP) == RTC_BKP_DR11) || \ + ((BKP) == RTC_BKP_DR12) || \ + ((BKP) == RTC_BKP_DR13) || \ + ((BKP) == RTC_BKP_DR14) || \ + ((BKP) == RTC_BKP_DR15) || \ + ((BKP) == RTC_BKP_DR16) || \ + ((BKP) == RTC_BKP_DR17) || \ + ((BKP) == RTC_BKP_DR18) || \ + ((BKP) == RTC_BKP_DR19)) +/** + * @} + */ + +/** @defgroup RTC_Input_parameter_format_definitions + * @{ + */ +#define RTC_Format_BIN ((uint32_t)0x000000000) +#define RTC_Format_BCD ((uint32_t)0x000000001) +#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_Format_BIN) || ((FORMAT) == RTC_Format_BCD)) + +/** + * @} + */ + +/** @defgroup RTC_Flags_Definitions + * @{ + */ +#define RTC_FLAG_RECALPF ((uint32_t)0x00010000) +#define RTC_FLAG_TAMP1F ((uint32_t)0x00002000) +#define RTC_FLAG_TSOVF ((uint32_t)0x00001000) +#define RTC_FLAG_TSF ((uint32_t)0x00000800) +#define RTC_FLAG_WUTF ((uint32_t)0x00000400) +#define RTC_FLAG_ALRBF ((uint32_t)0x00000200) +#define RTC_FLAG_ALRAF ((uint32_t)0x00000100) +#define RTC_FLAG_INITF ((uint32_t)0x00000040) +#define RTC_FLAG_RSF ((uint32_t)0x00000020) +#define RTC_FLAG_INITS ((uint32_t)0x00000010) +#define RTC_FLAG_SHPF ((uint32_t)0x00000008) +#define RTC_FLAG_WUTWF ((uint32_t)0x00000004) +#define RTC_FLAG_ALRBWF ((uint32_t)0x00000002) +#define RTC_FLAG_ALRAWF ((uint32_t)0x00000001) +#define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_TSOVF) || ((FLAG) == RTC_FLAG_TSF) || \ + ((FLAG) == RTC_FLAG_WUTF) || ((FLAG) == RTC_FLAG_ALRBF) || \ + ((FLAG) == RTC_FLAG_ALRAF) || ((FLAG) == RTC_FLAG_INITF) || \ + ((FLAG) == RTC_FLAG_RSF) || ((FLAG) == RTC_FLAG_WUTWF) || \ + ((FLAG) == RTC_FLAG_ALRBWF) || ((FLAG) == RTC_FLAG_ALRAWF) || \ + ((FLAG) == RTC_FLAG_TAMP1F) || ((FLAG) == RTC_FLAG_RECALPF) || \ + ((FLAG) == RTC_FLAG_SHPF)) +#define IS_RTC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFF00DF) == (uint32_t)RESET)) +/** + * @} + */ + +/** @defgroup RTC_Interrupts_Definitions + * @{ + */ +#define RTC_IT_TS ((uint32_t)0x00008000) +#define RTC_IT_WUT ((uint32_t)0x00004000) +#define RTC_IT_ALRB ((uint32_t)0x00002000) +#define RTC_IT_ALRA ((uint32_t)0x00001000) +#define RTC_IT_TAMP ((uint32_t)0x00000004) /* Used only to Enable the Tamper Interrupt */ +#define RTC_IT_TAMP1 ((uint32_t)0x00020000) + +#define IS_RTC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFF0FFB) == (uint32_t)RESET)) +#define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_TS) || ((IT) == RTC_IT_WUT) || \ + ((IT) == RTC_IT_ALRB) || ((IT) == RTC_IT_ALRA) || \ + ((IT) == RTC_IT_TAMP1)) +#define IS_RTC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFD0FFF) == (uint32_t)RESET)) + +/** + * @} + */ + +/** @defgroup RTC_Legacy + * @{ + */ +#define RTC_DigitalCalibConfig RTC_CoarseCalibConfig +#define RTC_DigitalCalibCmd RTC_CoarseCalibCmd + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the RTC configuration to the default reset state *****/ +ErrorStatus RTC_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct); +void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct); +void RTC_WriteProtectionCmd(FunctionalState NewState); +ErrorStatus RTC_EnterInitMode(void); +void RTC_ExitInitMode(void); +ErrorStatus RTC_WaitForSynchro(void); +ErrorStatus RTC_RefClockCmd(FunctionalState NewState); +void RTC_BypassShadowCmd(FunctionalState NewState); + +/* Time and Date configuration functions **************************************/ +ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct); +void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct); +void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct); +uint32_t RTC_GetSubSecond(void); +ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct); +void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct); +void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct); + +/* Alarms (Alarm A and Alarm B) configuration functions **********************/ +void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct); +void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct); +void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct); +ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState); +void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask); +uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm); + +/* WakeUp Timer configuration functions ***************************************/ +void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock); +void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter); +uint32_t RTC_GetWakeUpCounter(void); +ErrorStatus RTC_WakeUpCmd(FunctionalState NewState); + +/* Daylight Saving configuration functions ************************************/ +void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation); +uint32_t RTC_GetStoreOperation(void); + +/* Output pin Configuration function ******************************************/ +void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity); + +/* Digital Calibration configuration functions *********************************/ +ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value); +ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState); +void RTC_CalibOutputCmd(FunctionalState NewState); +void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput); +ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod, + uint32_t RTC_SmoothCalibPlusPulses, + uint32_t RTC_SmouthCalibMinusPulsesValue); + +/* TimeStamp configuration functions ******************************************/ +void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState); +void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, + RTC_DateTypeDef* RTC_StampDateStruct); +uint32_t RTC_GetTimeStampSubSecond(void); + +/* Tampers configuration functions ********************************************/ +void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger); +void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState); +void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter); +void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq); +void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration); +void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState); +void RTC_TamperPullUpCmd(FunctionalState NewState); + +/* Backup Data Registers configuration functions ******************************/ +void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data); +uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR); + +/* RTC Tamper and TimeStamp Pins Selection and Output Type Config configuration + functions ******************************************************************/ +void RTC_TamperPinSelection(uint32_t RTC_TamperPin); +void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin); +void RTC_OutputTypeConfig(uint32_t RTC_OutputType); + +/* RTC_Shift_control_synchonisation_functions *********************************/ +ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS); + +/* Interrupts and flags management functions **********************************/ +void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState); +FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG); +void RTC_ClearFlag(uint32_t RTC_FLAG); +ITStatus RTC_GetITStatus(uint32_t RTC_IT); +void RTC_ClearITPendingBit(uint32_t RTC_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_RTC_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_sdio.h b/libs/BSP/stm32f4xx_sdio.h new file mode 100644 index 0000000..05e0afa --- /dev/null +++ b/libs/BSP/stm32f4xx_sdio.h @@ -0,0 +1,536 @@ +/** + ****************************************************************************** + * @file stm32f4xx_sdio.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the SDIO firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_SDIO_H +#define __STM32F4xx_SDIO_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup SDIO + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +typedef struct +{ + uint32_t SDIO_ClockEdge; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref SDIO_Clock_Edge */ + + uint32_t SDIO_ClockBypass; /*!< Specifies whether the SDIO Clock divider bypass is + enabled or disabled. + This parameter can be a value of @ref SDIO_Clock_Bypass */ + + uint32_t SDIO_ClockPowerSave; /*!< Specifies whether SDIO Clock output is enabled or + disabled when the bus is idle. + This parameter can be a value of @ref SDIO_Clock_Power_Save */ + + uint32_t SDIO_BusWide; /*!< Specifies the SDIO bus width. + This parameter can be a value of @ref SDIO_Bus_Wide */ + + uint32_t SDIO_HardwareFlowControl; /*!< Specifies whether the SDIO hardware flow control is enabled or disabled. + This parameter can be a value of @ref SDIO_Hardware_Flow_Control */ + + uint8_t SDIO_ClockDiv; /*!< Specifies the clock frequency of the SDIO controller. + This parameter can be a value between 0x00 and 0xFF. */ + +} SDIO_InitTypeDef; + +typedef struct +{ + uint32_t SDIO_Argument; /*!< Specifies the SDIO command argument which is sent + to a card as part of a command message. If a command + contains an argument, it must be loaded into this register + before writing the command to the command register */ + + uint32_t SDIO_CmdIndex; /*!< Specifies the SDIO command index. It must be lower than 0x40. */ + + uint32_t SDIO_Response; /*!< Specifies the SDIO response type. + This parameter can be a value of @ref SDIO_Response_Type */ + + uint32_t SDIO_Wait; /*!< Specifies whether SDIO wait for interrupt request is enabled or disabled. + This parameter can be a value of @ref SDIO_Wait_Interrupt_State */ + + uint32_t SDIO_CPSM; /*!< Specifies whether SDIO Command path state machine (CPSM) + is enabled or disabled. + This parameter can be a value of @ref SDIO_CPSM_State */ +} SDIO_CmdInitTypeDef; + +typedef struct +{ + uint32_t SDIO_DataTimeOut; /*!< Specifies the data timeout period in card bus clock periods. */ + + uint32_t SDIO_DataLength; /*!< Specifies the number of data bytes to be transferred. */ + + uint32_t SDIO_DataBlockSize; /*!< Specifies the data block size for block transfer. + This parameter can be a value of @ref SDIO_Data_Block_Size */ + + uint32_t SDIO_TransferDir; /*!< Specifies the data transfer direction, whether the transfer + is a read or write. + This parameter can be a value of @ref SDIO_Transfer_Direction */ + + uint32_t SDIO_TransferMode; /*!< Specifies whether data transfer is in stream or block mode. + This parameter can be a value of @ref SDIO_Transfer_Type */ + + uint32_t SDIO_DPSM; /*!< Specifies whether SDIO Data path state machine (DPSM) + is enabled or disabled. + This parameter can be a value of @ref SDIO_DPSM_State */ +} SDIO_DataInitTypeDef; + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SDIO_Exported_Constants + * @{ + */ + +/** @defgroup SDIO_Clock_Edge + * @{ + */ + +#define SDIO_ClockEdge_Rising ((uint32_t)0x00000000) +#define SDIO_ClockEdge_Falling ((uint32_t)0x00002000) +#define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) || \ + ((EDGE) == SDIO_ClockEdge_Falling)) +/** + * @} + */ + +/** @defgroup SDIO_Clock_Bypass + * @{ + */ + +#define SDIO_ClockBypass_Disable ((uint32_t)0x00000000) +#define SDIO_ClockBypass_Enable ((uint32_t)0x00000400) +#define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) || \ + ((BYPASS) == SDIO_ClockBypass_Enable)) +/** + * @} + */ + +/** @defgroup SDIO_Clock_Power_Save + * @{ + */ + +#define SDIO_ClockPowerSave_Disable ((uint32_t)0x00000000) +#define SDIO_ClockPowerSave_Enable ((uint32_t)0x00000200) +#define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) || \ + ((SAVE) == SDIO_ClockPowerSave_Enable)) +/** + * @} + */ + +/** @defgroup SDIO_Bus_Wide + * @{ + */ + +#define SDIO_BusWide_1b ((uint32_t)0x00000000) +#define SDIO_BusWide_4b ((uint32_t)0x00000800) +#define SDIO_BusWide_8b ((uint32_t)0x00001000) +#define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) || \ + ((WIDE) == SDIO_BusWide_8b)) + +/** + * @} + */ + +/** @defgroup SDIO_Hardware_Flow_Control + * @{ + */ + +#define SDIO_HardwareFlowControl_Disable ((uint32_t)0x00000000) +#define SDIO_HardwareFlowControl_Enable ((uint32_t)0x00004000) +#define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || \ + ((CONTROL) == SDIO_HardwareFlowControl_Enable)) +/** + * @} + */ + +/** @defgroup SDIO_Power_State + * @{ + */ + +#define SDIO_PowerState_OFF ((uint32_t)0x00000000) +#define SDIO_PowerState_ON ((uint32_t)0x00000003) +#define IS_SDIO_POWER_STATE(STATE) (((STATE) == SDIO_PowerState_OFF) || ((STATE) == SDIO_PowerState_ON)) +/** + * @} + */ + + +/** @defgroup SDIO_Interrupt_sources + * @{ + */ + +#define SDIO_IT_CCRCFAIL ((uint32_t)0x00000001) +#define SDIO_IT_DCRCFAIL ((uint32_t)0x00000002) +#define SDIO_IT_CTIMEOUT ((uint32_t)0x00000004) +#define SDIO_IT_DTIMEOUT ((uint32_t)0x00000008) +#define SDIO_IT_TXUNDERR ((uint32_t)0x00000010) +#define SDIO_IT_RXOVERR ((uint32_t)0x00000020) +#define SDIO_IT_CMDREND ((uint32_t)0x00000040) +#define SDIO_IT_CMDSENT ((uint32_t)0x00000080) +#define SDIO_IT_DATAEND ((uint32_t)0x00000100) +#define SDIO_IT_STBITERR ((uint32_t)0x00000200) +#define SDIO_IT_DBCKEND ((uint32_t)0x00000400) +#define SDIO_IT_CMDACT ((uint32_t)0x00000800) +#define SDIO_IT_TXACT ((uint32_t)0x00001000) +#define SDIO_IT_RXACT ((uint32_t)0x00002000) +#define SDIO_IT_TXFIFOHE ((uint32_t)0x00004000) +#define SDIO_IT_RXFIFOHF ((uint32_t)0x00008000) +#define SDIO_IT_TXFIFOF ((uint32_t)0x00010000) +#define SDIO_IT_RXFIFOF ((uint32_t)0x00020000) +#define SDIO_IT_TXFIFOE ((uint32_t)0x00040000) +#define SDIO_IT_RXFIFOE ((uint32_t)0x00080000) +#define SDIO_IT_TXDAVL ((uint32_t)0x00100000) +#define SDIO_IT_RXDAVL ((uint32_t)0x00200000) +#define SDIO_IT_SDIOIT ((uint32_t)0x00400000) +#define SDIO_IT_CEATAEND ((uint32_t)0x00800000) +#define IS_SDIO_IT(IT) ((((IT) & (uint32_t)0xFF000000) == 0x00) && ((IT) != (uint32_t)0x00)) +/** + * @} + */ + +/** @defgroup SDIO_Command_Index + * @{ + */ + +#define IS_SDIO_CMD_INDEX(INDEX) ((INDEX) < 0x40) +/** + * @} + */ + +/** @defgroup SDIO_Response_Type + * @{ + */ + +#define SDIO_Response_No ((uint32_t)0x00000000) +#define SDIO_Response_Short ((uint32_t)0x00000040) +#define SDIO_Response_Long ((uint32_t)0x000000C0) +#define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) || \ + ((RESPONSE) == SDIO_Response_Short) || \ + ((RESPONSE) == SDIO_Response_Long)) +/** + * @} + */ + +/** @defgroup SDIO_Wait_Interrupt_State + * @{ + */ + +#define SDIO_Wait_No ((uint32_t)0x00000000) /*!< SDIO No Wait, TimeOut is enabled */ +#define SDIO_Wait_IT ((uint32_t)0x00000100) /*!< SDIO Wait Interrupt Request */ +#define SDIO_Wait_Pend ((uint32_t)0x00000200) /*!< SDIO Wait End of transfer */ +#define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) || \ + ((WAIT) == SDIO_Wait_Pend)) +/** + * @} + */ + +/** @defgroup SDIO_CPSM_State + * @{ + */ + +#define SDIO_CPSM_Disable ((uint32_t)0x00000000) +#define SDIO_CPSM_Enable ((uint32_t)0x00000400) +#define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_Enable) || ((CPSM) == SDIO_CPSM_Disable)) +/** + * @} + */ + +/** @defgroup SDIO_Response_Registers + * @{ + */ + +#define SDIO_RESP1 ((uint32_t)0x00000000) +#define SDIO_RESP2 ((uint32_t)0x00000004) +#define SDIO_RESP3 ((uint32_t)0x00000008) +#define SDIO_RESP4 ((uint32_t)0x0000000C) +#define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || \ + ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4)) +/** + * @} + */ + +/** @defgroup SDIO_Data_Length + * @{ + */ + +#define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF) +/** + * @} + */ + +/** @defgroup SDIO_Data_Block_Size + * @{ + */ + +#define SDIO_DataBlockSize_1b ((uint32_t)0x00000000) +#define SDIO_DataBlockSize_2b ((uint32_t)0x00000010) +#define SDIO_DataBlockSize_4b ((uint32_t)0x00000020) +#define SDIO_DataBlockSize_8b ((uint32_t)0x00000030) +#define SDIO_DataBlockSize_16b ((uint32_t)0x00000040) +#define SDIO_DataBlockSize_32b ((uint32_t)0x00000050) +#define SDIO_DataBlockSize_64b ((uint32_t)0x00000060) +#define SDIO_DataBlockSize_128b ((uint32_t)0x00000070) +#define SDIO_DataBlockSize_256b ((uint32_t)0x00000080) +#define SDIO_DataBlockSize_512b ((uint32_t)0x00000090) +#define SDIO_DataBlockSize_1024b ((uint32_t)0x000000A0) +#define SDIO_DataBlockSize_2048b ((uint32_t)0x000000B0) +#define SDIO_DataBlockSize_4096b ((uint32_t)0x000000C0) +#define SDIO_DataBlockSize_8192b ((uint32_t)0x000000D0) +#define SDIO_DataBlockSize_16384b ((uint32_t)0x000000E0) +#define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) || \ + ((SIZE) == SDIO_DataBlockSize_2b) || \ + ((SIZE) == SDIO_DataBlockSize_4b) || \ + ((SIZE) == SDIO_DataBlockSize_8b) || \ + ((SIZE) == SDIO_DataBlockSize_16b) || \ + ((SIZE) == SDIO_DataBlockSize_32b) || \ + ((SIZE) == SDIO_DataBlockSize_64b) || \ + ((SIZE) == SDIO_DataBlockSize_128b) || \ + ((SIZE) == SDIO_DataBlockSize_256b) || \ + ((SIZE) == SDIO_DataBlockSize_512b) || \ + ((SIZE) == SDIO_DataBlockSize_1024b) || \ + ((SIZE) == SDIO_DataBlockSize_2048b) || \ + ((SIZE) == SDIO_DataBlockSize_4096b) || \ + ((SIZE) == SDIO_DataBlockSize_8192b) || \ + ((SIZE) == SDIO_DataBlockSize_16384b)) +/** + * @} + */ + +/** @defgroup SDIO_Transfer_Direction + * @{ + */ + +#define SDIO_TransferDir_ToCard ((uint32_t)0x00000000) +#define SDIO_TransferDir_ToSDIO ((uint32_t)0x00000002) +#define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) || \ + ((DIR) == SDIO_TransferDir_ToSDIO)) +/** + * @} + */ + +/** @defgroup SDIO_Transfer_Type + * @{ + */ + +#define SDIO_TransferMode_Block ((uint32_t)0x00000000) +#define SDIO_TransferMode_Stream ((uint32_t)0x00000004) +#define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) || \ + ((MODE) == SDIO_TransferMode_Block)) +/** + * @} + */ + +/** @defgroup SDIO_DPSM_State + * @{ + */ + +#define SDIO_DPSM_Disable ((uint32_t)0x00000000) +#define SDIO_DPSM_Enable ((uint32_t)0x00000001) +#define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_Enable) || ((DPSM) == SDIO_DPSM_Disable)) +/** + * @} + */ + +/** @defgroup SDIO_Flags + * @{ + */ + +#define SDIO_FLAG_CCRCFAIL ((uint32_t)0x00000001) +#define SDIO_FLAG_DCRCFAIL ((uint32_t)0x00000002) +#define SDIO_FLAG_CTIMEOUT ((uint32_t)0x00000004) +#define SDIO_FLAG_DTIMEOUT ((uint32_t)0x00000008) +#define SDIO_FLAG_TXUNDERR ((uint32_t)0x00000010) +#define SDIO_FLAG_RXOVERR ((uint32_t)0x00000020) +#define SDIO_FLAG_CMDREND ((uint32_t)0x00000040) +#define SDIO_FLAG_CMDSENT ((uint32_t)0x00000080) +#define SDIO_FLAG_DATAEND ((uint32_t)0x00000100) +#define SDIO_FLAG_STBITERR ((uint32_t)0x00000200) +#define SDIO_FLAG_DBCKEND ((uint32_t)0x00000400) +#define SDIO_FLAG_CMDACT ((uint32_t)0x00000800) +#define SDIO_FLAG_TXACT ((uint32_t)0x00001000) +#define SDIO_FLAG_RXACT ((uint32_t)0x00002000) +#define SDIO_FLAG_TXFIFOHE ((uint32_t)0x00004000) +#define SDIO_FLAG_RXFIFOHF ((uint32_t)0x00008000) +#define SDIO_FLAG_TXFIFOF ((uint32_t)0x00010000) +#define SDIO_FLAG_RXFIFOF ((uint32_t)0x00020000) +#define SDIO_FLAG_TXFIFOE ((uint32_t)0x00040000) +#define SDIO_FLAG_RXFIFOE ((uint32_t)0x00080000) +#define SDIO_FLAG_TXDAVL ((uint32_t)0x00100000) +#define SDIO_FLAG_RXDAVL ((uint32_t)0x00200000) +#define SDIO_FLAG_SDIOIT ((uint32_t)0x00400000) +#define SDIO_FLAG_CEATAEND ((uint32_t)0x00800000) +#define IS_SDIO_FLAG(FLAG) (((FLAG) == SDIO_FLAG_CCRCFAIL) || \ + ((FLAG) == SDIO_FLAG_DCRCFAIL) || \ + ((FLAG) == SDIO_FLAG_CTIMEOUT) || \ + ((FLAG) == SDIO_FLAG_DTIMEOUT) || \ + ((FLAG) == SDIO_FLAG_TXUNDERR) || \ + ((FLAG) == SDIO_FLAG_RXOVERR) || \ + ((FLAG) == SDIO_FLAG_CMDREND) || \ + ((FLAG) == SDIO_FLAG_CMDSENT) || \ + ((FLAG) == SDIO_FLAG_DATAEND) || \ + ((FLAG) == SDIO_FLAG_STBITERR) || \ + ((FLAG) == SDIO_FLAG_DBCKEND) || \ + ((FLAG) == SDIO_FLAG_CMDACT) || \ + ((FLAG) == SDIO_FLAG_TXACT) || \ + ((FLAG) == SDIO_FLAG_RXACT) || \ + ((FLAG) == SDIO_FLAG_TXFIFOHE) || \ + ((FLAG) == SDIO_FLAG_RXFIFOHF) || \ + ((FLAG) == SDIO_FLAG_TXFIFOF) || \ + ((FLAG) == SDIO_FLAG_RXFIFOF) || \ + ((FLAG) == SDIO_FLAG_TXFIFOE) || \ + ((FLAG) == SDIO_FLAG_RXFIFOE) || \ + ((FLAG) == SDIO_FLAG_TXDAVL) || \ + ((FLAG) == SDIO_FLAG_RXDAVL) || \ + ((FLAG) == SDIO_FLAG_SDIOIT) || \ + ((FLAG) == SDIO_FLAG_CEATAEND)) + +#define IS_SDIO_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFF3FF800) == 0x00) && ((FLAG) != (uint32_t)0x00)) + +#define IS_SDIO_GET_IT(IT) (((IT) == SDIO_IT_CCRCFAIL) || \ + ((IT) == SDIO_IT_DCRCFAIL) || \ + ((IT) == SDIO_IT_CTIMEOUT) || \ + ((IT) == SDIO_IT_DTIMEOUT) || \ + ((IT) == SDIO_IT_TXUNDERR) || \ + ((IT) == SDIO_IT_RXOVERR) || \ + ((IT) == SDIO_IT_CMDREND) || \ + ((IT) == SDIO_IT_CMDSENT) || \ + ((IT) == SDIO_IT_DATAEND) || \ + ((IT) == SDIO_IT_STBITERR) || \ + ((IT) == SDIO_IT_DBCKEND) || \ + ((IT) == SDIO_IT_CMDACT) || \ + ((IT) == SDIO_IT_TXACT) || \ + ((IT) == SDIO_IT_RXACT) || \ + ((IT) == SDIO_IT_TXFIFOHE) || \ + ((IT) == SDIO_IT_RXFIFOHF) || \ + ((IT) == SDIO_IT_TXFIFOF) || \ + ((IT) == SDIO_IT_RXFIFOF) || \ + ((IT) == SDIO_IT_TXFIFOE) || \ + ((IT) == SDIO_IT_RXFIFOE) || \ + ((IT) == SDIO_IT_TXDAVL) || \ + ((IT) == SDIO_IT_RXDAVL) || \ + ((IT) == SDIO_IT_SDIOIT) || \ + ((IT) == SDIO_IT_CEATAEND)) + +#define IS_SDIO_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFF3FF800) == 0x00) && ((IT) != (uint32_t)0x00)) + +/** + * @} + */ + +/** @defgroup SDIO_Read_Wait_Mode + * @{ + */ + +#define SDIO_ReadWaitMode_DATA2 ((uint32_t)0x00000000) +#define SDIO_ReadWaitMode_CLK ((uint32_t)0x00000001) +#define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) || \ + ((MODE) == SDIO_ReadWaitMode_DATA2)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/* Function used to set the SDIO configuration to the default reset state ****/ +void SDIO_DeInit(void); + +/* Initialization and Configuration functions *********************************/ +void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct); +void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct); +void SDIO_ClockCmd(FunctionalState NewState); +void SDIO_SetPowerState(uint32_t SDIO_PowerState); +uint32_t SDIO_GetPowerState(void); + +/* Command path state machine (CPSM) management functions *********************/ +void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct); +void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct); +uint8_t SDIO_GetCommandResponse(void); +uint32_t SDIO_GetResponse(uint32_t SDIO_RESP); + +/* Data path state machine (DPSM) management functions ************************/ +void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct); +void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct); +uint32_t SDIO_GetDataCounter(void); +uint32_t SDIO_ReadData(void); +void SDIO_WriteData(uint32_t Data); +uint32_t SDIO_GetFIFOCount(void); + +/* SDIO IO Cards mode management functions ************************************/ +void SDIO_StartSDIOReadWait(FunctionalState NewState); +void SDIO_StopSDIOReadWait(FunctionalState NewState); +void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode); +void SDIO_SetSDIOOperation(FunctionalState NewState); +void SDIO_SendSDIOSuspendCmd(FunctionalState NewState); + +/* CE-ATA mode management functions *******************************************/ +void SDIO_CommandCompletionCmd(FunctionalState NewState); +void SDIO_CEATAITCmd(FunctionalState NewState); +void SDIO_SendCEATACmd(FunctionalState NewState); + +/* DMA transfers management functions *****************************************/ +void SDIO_DMACmd(FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState); +FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG); +void SDIO_ClearFlag(uint32_t SDIO_FLAG); +ITStatus SDIO_GetITStatus(uint32_t SDIO_IT); +void SDIO_ClearITPendingBit(uint32_t SDIO_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_SDIO_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_spi.h b/libs/BSP/stm32f4xx_spi.h new file mode 100644 index 0000000..7f4834b --- /dev/null +++ b/libs/BSP/stm32f4xx_spi.h @@ -0,0 +1,549 @@ +/** + ****************************************************************************** + * @file stm32f4xx_spi.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the SPI + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_SPI_H +#define __STM32F4xx_SPI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup SPI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief SPI Init structure definition + */ + +typedef struct +{ + uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode. + This parameter can be a value of @ref SPI_data_direction */ + + uint16_t SPI_Mode; /*!< Specifies the SPI operating mode. + This parameter can be a value of @ref SPI_mode */ + + uint16_t SPI_DataSize; /*!< Specifies the SPI data size. + This parameter can be a value of @ref SPI_data_size */ + + uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state. + This parameter can be a value of @ref SPI_Clock_Polarity */ + + uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture. + This parameter can be a value of @ref SPI_Clock_Phase */ + + uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by + hardware (NSS pin) or by software using the SSI bit. + This parameter can be a value of @ref SPI_Slave_Select_management */ + + uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be + used to configure the transmit and receive SCK clock. + This parameter can be a value of @ref SPI_BaudRate_Prescaler + @note The communication clock is derived from the master + clock. The slave clock does not need to be set. */ + + uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SPI_MSB_LSB_transmission */ + + uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */ +}SPI_InitTypeDef; + +/** + * @brief I2S Init structure definition + */ + +typedef struct +{ + + uint16_t I2S_Mode; /*!< Specifies the I2S operating mode. + This parameter can be a value of @ref I2S_Mode */ + + uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication. + This parameter can be a value of @ref I2S_Standard */ + + uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication. + This parameter can be a value of @ref I2S_Data_Format */ + + uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. + This parameter can be a value of @ref I2S_MCLK_Output */ + + uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref I2S_Audio_Frequency */ + + uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock. + This parameter can be a value of @ref I2S_Clock_Polarity */ +}I2S_InitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SPI_Exported_Constants + * @{ + */ + +#define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \ + ((PERIPH) == SPI2) || \ + ((PERIPH) == SPI3) || \ + ((PERIPH) == SPI4) || \ + ((PERIPH) == SPI5) || \ + ((PERIPH) == SPI6)) + +#define IS_SPI_ALL_PERIPH_EXT(PERIPH) (((PERIPH) == SPI1) || \ + ((PERIPH) == SPI2) || \ + ((PERIPH) == SPI3) || \ + ((PERIPH) == SPI4) || \ + ((PERIPH) == SPI5) || \ + ((PERIPH) == SPI6) || \ + ((PERIPH) == I2S2ext) || \ + ((PERIPH) == I2S3ext)) + +#define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || \ + ((PERIPH) == SPI3)) + +#define IS_SPI_23_PERIPH_EXT(PERIPH) (((PERIPH) == SPI2) || \ + ((PERIPH) == SPI3) || \ + ((PERIPH) == I2S2ext) || \ + ((PERIPH) == I2S3ext)) + +#define IS_I2S_EXT_PERIPH(PERIPH) (((PERIPH) == I2S2ext) || \ + ((PERIPH) == I2S3ext)) + + +/** @defgroup SPI_data_direction + * @{ + */ + +#define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000) +#define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400) +#define SPI_Direction_1Line_Rx ((uint16_t)0x8000) +#define SPI_Direction_1Line_Tx ((uint16_t)0xC000) +#define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \ + ((MODE) == SPI_Direction_2Lines_RxOnly) || \ + ((MODE) == SPI_Direction_1Line_Rx) || \ + ((MODE) == SPI_Direction_1Line_Tx)) +/** + * @} + */ + +/** @defgroup SPI_mode + * @{ + */ + +#define SPI_Mode_Master ((uint16_t)0x0104) +#define SPI_Mode_Slave ((uint16_t)0x0000) +#define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \ + ((MODE) == SPI_Mode_Slave)) +/** + * @} + */ + +/** @defgroup SPI_data_size + * @{ + */ + +#define SPI_DataSize_16b ((uint16_t)0x0800) +#define SPI_DataSize_8b ((uint16_t)0x0000) +#define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || \ + ((DATASIZE) == SPI_DataSize_8b)) +/** + * @} + */ + +/** @defgroup SPI_Clock_Polarity + * @{ + */ + +#define SPI_CPOL_Low ((uint16_t)0x0000) +#define SPI_CPOL_High ((uint16_t)0x0002) +#define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ + ((CPOL) == SPI_CPOL_High)) +/** + * @} + */ + +/** @defgroup SPI_Clock_Phase + * @{ + */ + +#define SPI_CPHA_1Edge ((uint16_t)0x0000) +#define SPI_CPHA_2Edge ((uint16_t)0x0001) +#define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \ + ((CPHA) == SPI_CPHA_2Edge)) +/** + * @} + */ + +/** @defgroup SPI_Slave_Select_management + * @{ + */ + +#define SPI_NSS_Soft ((uint16_t)0x0200) +#define SPI_NSS_Hard ((uint16_t)0x0000) +#define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \ + ((NSS) == SPI_NSS_Hard)) +/** + * @} + */ + +/** @defgroup SPI_BaudRate_Prescaler + * @{ + */ + +#define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000) +#define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008) +#define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010) +#define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018) +#define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020) +#define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028) +#define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030) +#define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038) +#define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_4) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_8) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_16) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_32) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_64) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_128) || \ + ((PRESCALER) == SPI_BaudRatePrescaler_256)) +/** + * @} + */ + +/** @defgroup SPI_MSB_LSB_transmission + * @{ + */ + +#define SPI_FirstBit_MSB ((uint16_t)0x0000) +#define SPI_FirstBit_LSB ((uint16_t)0x0080) +#define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \ + ((BIT) == SPI_FirstBit_LSB)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Mode + * @{ + */ + +#define I2S_Mode_SlaveTx ((uint16_t)0x0000) +#define I2S_Mode_SlaveRx ((uint16_t)0x0100) +#define I2S_Mode_MasterTx ((uint16_t)0x0200) +#define I2S_Mode_MasterRx ((uint16_t)0x0300) +#define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \ + ((MODE) == I2S_Mode_SlaveRx) || \ + ((MODE) == I2S_Mode_MasterTx)|| \ + ((MODE) == I2S_Mode_MasterRx)) +/** + * @} + */ + + +/** @defgroup SPI_I2S_Standard + * @{ + */ + +#define I2S_Standard_Phillips ((uint16_t)0x0000) +#define I2S_Standard_MSB ((uint16_t)0x0010) +#define I2S_Standard_LSB ((uint16_t)0x0020) +#define I2S_Standard_PCMShort ((uint16_t)0x0030) +#define I2S_Standard_PCMLong ((uint16_t)0x00B0) +#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \ + ((STANDARD) == I2S_Standard_MSB) || \ + ((STANDARD) == I2S_Standard_LSB) || \ + ((STANDARD) == I2S_Standard_PCMShort) || \ + ((STANDARD) == I2S_Standard_PCMLong)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Data_Format + * @{ + */ + +#define I2S_DataFormat_16b ((uint16_t)0x0000) +#define I2S_DataFormat_16bextended ((uint16_t)0x0001) +#define I2S_DataFormat_24b ((uint16_t)0x0003) +#define I2S_DataFormat_32b ((uint16_t)0x0005) +#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \ + ((FORMAT) == I2S_DataFormat_16bextended) || \ + ((FORMAT) == I2S_DataFormat_24b) || \ + ((FORMAT) == I2S_DataFormat_32b)) +/** + * @} + */ + +/** @defgroup SPI_I2S_MCLK_Output + * @{ + */ + +#define I2S_MCLKOutput_Enable ((uint16_t)0x0200) +#define I2S_MCLKOutput_Disable ((uint16_t)0x0000) +#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \ + ((OUTPUT) == I2S_MCLKOutput_Disable)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Audio_Frequency + * @{ + */ + +#define I2S_AudioFreq_192k ((uint32_t)192000) +#define I2S_AudioFreq_96k ((uint32_t)96000) +#define I2S_AudioFreq_48k ((uint32_t)48000) +#define I2S_AudioFreq_44k ((uint32_t)44100) +#define I2S_AudioFreq_32k ((uint32_t)32000) +#define I2S_AudioFreq_22k ((uint32_t)22050) +#define I2S_AudioFreq_16k ((uint32_t)16000) +#define I2S_AudioFreq_11k ((uint32_t)11025) +#define I2S_AudioFreq_8k ((uint32_t)8000) +#define I2S_AudioFreq_Default ((uint32_t)2) + +#define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \ + ((FREQ) <= I2S_AudioFreq_192k)) || \ + ((FREQ) == I2S_AudioFreq_Default)) +/** + * @} + */ + +/** @defgroup SPI_I2S_Clock_Polarity + * @{ + */ + +#define I2S_CPOL_Low ((uint16_t)0x0000) +#define I2S_CPOL_High ((uint16_t)0x0008) +#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ + ((CPOL) == I2S_CPOL_High)) +/** + * @} + */ + +/** @defgroup SPI_I2S_DMA_transfer_requests + * @{ + */ + +#define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002) +#define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001) +#define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00)) +/** + * @} + */ + +/** @defgroup SPI_NSS_internal_software_management + * @{ + */ + +#define SPI_NSSInternalSoft_Set ((uint16_t)0x0100) +#define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF) +#define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \ + ((INTERNAL) == SPI_NSSInternalSoft_Reset)) +/** + * @} + */ + +/** @defgroup SPI_CRC_Transmit_Receive + * @{ + */ + +#define SPI_CRC_Tx ((uint8_t)0x00) +#define SPI_CRC_Rx ((uint8_t)0x01) +#define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx)) +/** + * @} + */ + +/** @defgroup SPI_direction_transmit_receive + * @{ + */ + +#define SPI_Direction_Rx ((uint16_t)0xBFFF) +#define SPI_Direction_Tx ((uint16_t)0x4000) +#define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \ + ((DIRECTION) == SPI_Direction_Tx)) +/** + * @} + */ + +/** @defgroup SPI_I2S_interrupts_definition + * @{ + */ + +#define SPI_I2S_IT_TXE ((uint8_t)0x71) +#define SPI_I2S_IT_RXNE ((uint8_t)0x60) +#define SPI_I2S_IT_ERR ((uint8_t)0x50) +#define I2S_IT_UDR ((uint8_t)0x53) +#define SPI_I2S_IT_TIFRFE ((uint8_t)0x58) + +#define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \ + ((IT) == SPI_I2S_IT_RXNE) || \ + ((IT) == SPI_I2S_IT_ERR)) + +#define SPI_I2S_IT_OVR ((uint8_t)0x56) +#define SPI_IT_MODF ((uint8_t)0x55) +#define SPI_IT_CRCERR ((uint8_t)0x54) + +#define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR)) + +#define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE)|| ((IT) == SPI_I2S_IT_TXE) || \ + ((IT) == SPI_IT_CRCERR) || ((IT) == SPI_IT_MODF) || \ + ((IT) == SPI_I2S_IT_OVR) || ((IT) == I2S_IT_UDR) ||\ + ((IT) == SPI_I2S_IT_TIFRFE)) +/** + * @} + */ + +/** @defgroup SPI_I2S_flags_definition + * @{ + */ + +#define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001) +#define SPI_I2S_FLAG_TXE ((uint16_t)0x0002) +#define I2S_FLAG_CHSIDE ((uint16_t)0x0004) +#define I2S_FLAG_UDR ((uint16_t)0x0008) +#define SPI_FLAG_CRCERR ((uint16_t)0x0010) +#define SPI_FLAG_MODF ((uint16_t)0x0020) +#define SPI_I2S_FLAG_OVR ((uint16_t)0x0040) +#define SPI_I2S_FLAG_BSY ((uint16_t)0x0080) +#define SPI_I2S_FLAG_TIFRFE ((uint16_t)0x0100) + +#define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR)) +#define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \ + ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \ + ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || \ + ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| \ + ((FLAG) == SPI_I2S_FLAG_TIFRFE)) +/** + * @} + */ + +/** @defgroup SPI_CRC_polynomial + * @{ + */ + +#define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1) +/** + * @} + */ + +/** @defgroup SPI_I2S_Legacy + * @{ + */ + +#define SPI_DMAReq_Tx SPI_I2S_DMAReq_Tx +#define SPI_DMAReq_Rx SPI_I2S_DMAReq_Rx +#define SPI_IT_TXE SPI_I2S_IT_TXE +#define SPI_IT_RXNE SPI_I2S_IT_RXNE +#define SPI_IT_ERR SPI_I2S_IT_ERR +#define SPI_IT_OVR SPI_I2S_IT_OVR +#define SPI_FLAG_RXNE SPI_I2S_FLAG_RXNE +#define SPI_FLAG_TXE SPI_I2S_FLAG_TXE +#define SPI_FLAG_OVR SPI_I2S_FLAG_OVR +#define SPI_FLAG_BSY SPI_I2S_FLAG_BSY +#define SPI_DeInit SPI_I2S_DeInit +#define SPI_ITConfig SPI_I2S_ITConfig +#define SPI_DMACmd SPI_I2S_DMACmd +#define SPI_SendData SPI_I2S_SendData +#define SPI_ReceiveData SPI_I2S_ReceiveData +#define SPI_GetFlagStatus SPI_I2S_GetFlagStatus +#define SPI_ClearFlag SPI_I2S_ClearFlag +#define SPI_GetITStatus SPI_I2S_GetITStatus +#define SPI_ClearITPendingBit SPI_I2S_ClearITPendingBit +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the SPI configuration to the default reset state *****/ +void SPI_I2S_DeInit(SPI_TypeDef* SPIx); + +/* Initialization and Configuration functions *********************************/ +void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct); +void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct); +void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct); +void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct); +void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); +void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); +void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize); +void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction); +void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft); +void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState); +void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState); + +void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct); + +/* Data transfers functions ***************************************************/ +void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data); +uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx); + +/* Hardware CRC Calculation functions *****************************************/ +void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState); +void SPI_TransmitCRC(SPI_TypeDef* SPIx); +uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC); +uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx); + +/* DMA transfers management functions *****************************************/ +void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState); +FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); +void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG); +ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); +void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_SPI_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_syscfg.h b/libs/BSP/stm32f4xx_syscfg.h new file mode 100644 index 0000000..7d3cc42 --- /dev/null +++ b/libs/BSP/stm32f4xx_syscfg.h @@ -0,0 +1,210 @@ +/** + ****************************************************************************** + * @file stm32f4xx_syscfg.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the SYSCFG firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_SYSCFG_H +#define __STM32F4xx_SYSCFG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup SYSCFG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SYSCFG_Exported_Constants + * @{ + */ + +/** @defgroup SYSCFG_EXTI_Port_Sources + * @{ + */ +#define EXTI_PortSourceGPIOA ((uint8_t)0x00) +#define EXTI_PortSourceGPIOB ((uint8_t)0x01) +#define EXTI_PortSourceGPIOC ((uint8_t)0x02) +#define EXTI_PortSourceGPIOD ((uint8_t)0x03) +#define EXTI_PortSourceGPIOE ((uint8_t)0x04) +#define EXTI_PortSourceGPIOF ((uint8_t)0x05) +#define EXTI_PortSourceGPIOG ((uint8_t)0x06) +#define EXTI_PortSourceGPIOH ((uint8_t)0x07) +#define EXTI_PortSourceGPIOI ((uint8_t)0x08) +#define EXTI_PortSourceGPIOJ ((uint8_t)0x09) +#define EXTI_PortSourceGPIOK ((uint8_t)0x0A) + +#define IS_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == EXTI_PortSourceGPIOA) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOB) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOC) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOD) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOE) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOF) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOG) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOH) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOI) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOJ) || \ + ((PORTSOURCE) == EXTI_PortSourceGPIOK)) + +/** + * @} + */ + + +/** @defgroup SYSCFG_EXTI_Pin_Sources + * @{ + */ +#define EXTI_PinSource0 ((uint8_t)0x00) +#define EXTI_PinSource1 ((uint8_t)0x01) +#define EXTI_PinSource2 ((uint8_t)0x02) +#define EXTI_PinSource3 ((uint8_t)0x03) +#define EXTI_PinSource4 ((uint8_t)0x04) +#define EXTI_PinSource5 ((uint8_t)0x05) +#define EXTI_PinSource6 ((uint8_t)0x06) +#define EXTI_PinSource7 ((uint8_t)0x07) +#define EXTI_PinSource8 ((uint8_t)0x08) +#define EXTI_PinSource9 ((uint8_t)0x09) +#define EXTI_PinSource10 ((uint8_t)0x0A) +#define EXTI_PinSource11 ((uint8_t)0x0B) +#define EXTI_PinSource12 ((uint8_t)0x0C) +#define EXTI_PinSource13 ((uint8_t)0x0D) +#define EXTI_PinSource14 ((uint8_t)0x0E) +#define EXTI_PinSource15 ((uint8_t)0x0F) +#define IS_EXTI_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == EXTI_PinSource0) || \ + ((PINSOURCE) == EXTI_PinSource1) || \ + ((PINSOURCE) == EXTI_PinSource2) || \ + ((PINSOURCE) == EXTI_PinSource3) || \ + ((PINSOURCE) == EXTI_PinSource4) || \ + ((PINSOURCE) == EXTI_PinSource5) || \ + ((PINSOURCE) == EXTI_PinSource6) || \ + ((PINSOURCE) == EXTI_PinSource7) || \ + ((PINSOURCE) == EXTI_PinSource8) || \ + ((PINSOURCE) == EXTI_PinSource9) || \ + ((PINSOURCE) == EXTI_PinSource10) || \ + ((PINSOURCE) == EXTI_PinSource11) || \ + ((PINSOURCE) == EXTI_PinSource12) || \ + ((PINSOURCE) == EXTI_PinSource13) || \ + ((PINSOURCE) == EXTI_PinSource14) || \ + ((PINSOURCE) == EXTI_PinSource15)) +/** + * @} + */ + + +/** @defgroup SYSCFG_Memory_Remap_Config + * @{ + */ +#define SYSCFG_MemoryRemap_Flash ((uint8_t)0x00) +#define SYSCFG_MemoryRemap_SystemFlash ((uint8_t)0x01) +#define SYSCFG_MemoryRemap_SRAM ((uint8_t)0x03) +#define SYSCFG_MemoryRemap_SDRAM ((uint8_t)0x04) + +#if defined (STM32F40_41xxx) +#define SYSCFG_MemoryRemap_FSMC ((uint8_t)0x02) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define SYSCFG_MemoryRemap_FMC ((uint8_t)0x02) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +#if defined (STM32F40_41xxx) +#define IS_SYSCFG_MEMORY_REMAP_CONFING(REMAP) (((REMAP) == SYSCFG_MemoryRemap_Flash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SystemFlash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SRAM) || \ + ((REMAP) == SYSCFG_MemoryRemap_FSMC)) +#endif /* STM32F40_41xxx */ + +#if defined (STM32F401xx) +#define IS_SYSCFG_MEMORY_REMAP_CONFING(REMAP) (((REMAP) == SYSCFG_MemoryRemap_Flash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SystemFlash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SRAM)) +#endif /* STM32F401xx */ + +#if defined (STM32F427_437xx) || defined (STM32F429_439xx) +#define IS_SYSCFG_MEMORY_REMAP_CONFING(REMAP) (((REMAP) == SYSCFG_MemoryRemap_Flash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SystemFlash) || \ + ((REMAP) == SYSCFG_MemoryRemap_SRAM) || \ + ((REMAP) == SYSCFG_MemoryRemap_SDRAM) || \ + ((REMAP) == SYSCFG_MemoryRemap_FMC)) +#endif /* STM32F427_437xx || STM32F429_439xx */ + +/** + * @} + */ + + +/** @defgroup SYSCFG_ETHERNET_Media_Interface + * @{ + */ +#define SYSCFG_ETH_MediaInterface_MII ((uint32_t)0x00000000) +#define SYSCFG_ETH_MediaInterface_RMII ((uint32_t)0x00000001) + +#define IS_SYSCFG_ETH_MEDIA_INTERFACE(INTERFACE) (((INTERFACE) == SYSCFG_ETH_MediaInterface_MII) || \ + ((INTERFACE) == SYSCFG_ETH_MediaInterface_RMII)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +void SYSCFG_DeInit(void); +void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap); +void SYSCFG_MemorySwappingBank(FunctionalState NewState); +void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex); +void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface); +void SYSCFG_CompensationCellCmd(FunctionalState NewState); +FlagStatus SYSCFG_GetCompensationCellStatus(void); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_SYSCFG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_tim.h b/libs/BSP/stm32f4xx_tim.h new file mode 100644 index 0000000..7983cc0 --- /dev/null +++ b/libs/BSP/stm32f4xx_tim.h @@ -0,0 +1,1150 @@ +/** + ****************************************************************************** + * @file stm32f4xx_tim.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the TIM firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_TIM_H +#define __STM32F4xx_TIM_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup TIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief TIM Time Base Init structure definition + * @note This structure is used with all TIMx except for TIM6 and TIM7. + */ + +typedef struct +{ + uint16_t TIM_Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between 0x0000 and 0xFFFF */ + + uint16_t TIM_CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_Counter_Mode */ + + uint32_t TIM_Period; /*!< Specifies the period value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter must be a number between 0x0000 and 0xFFFF. */ + + uint16_t TIM_ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_Clock_Division_CKD */ + + uint8_t TIM_RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + This parameter must be a number between 0x00 and 0xFF. + @note This parameter is valid only for TIM1 and TIM8. */ +} TIM_TimeBaseInitTypeDef; + +/** + * @brief TIM Output Compare Init structure definition + */ + +typedef struct +{ + uint16_t TIM_OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. + This parameter can be a value of @ref TIM_Output_Compare_State */ + + uint16_t TIM_OutputNState; /*!< Specifies the TIM complementary Output Compare state. + This parameter can be a value of @ref TIM_Output_Compare_N_State + @note This parameter is valid only for TIM1 and TIM8. */ + + uint32_t TIM_Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between 0x0000 and 0xFFFF */ + + uint16_t TIM_OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint16_t TIM_OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for TIM1 and TIM8. */ + + uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for TIM1 and TIM8. */ + + uint16_t TIM_OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for TIM1 and TIM8. */ +} TIM_OCInitTypeDef; + +/** + * @brief TIM Input Capture Init structure definition + */ + +typedef struct +{ + + uint16_t TIM_Channel; /*!< Specifies the TIM channel. + This parameter can be a value of @ref TIM_Channel */ + + uint16_t TIM_ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint16_t TIM_ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint16_t TIM_ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint16_t TIM_ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between 0x0 and 0xF */ +} TIM_ICInitTypeDef; + +/** + * @brief BDTR structure definition + * @note This structure is used only with TIM1 and TIM8. + */ + +typedef struct +{ + + uint16_t TIM_OSSRState; /*!< Specifies the Off-State selection used in Run mode. + This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */ + + uint16_t TIM_OSSIState; /*!< Specifies the Off-State used in Idle state. + This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */ + + uint16_t TIM_LOCKLevel; /*!< Specifies the LOCK level parameters. + This parameter can be a value of @ref TIM_Lock_level */ + + uint16_t TIM_DeadTime; /*!< Specifies the delay time between the switching-off and the + switching-on of the outputs. + This parameter can be a number between 0x00 and 0xFF */ + + uint16_t TIM_Break; /*!< Specifies whether the TIM Break input is enabled or not. + This parameter can be a value of @ref TIM_Break_Input_enable_disable */ + + uint16_t TIM_BreakPolarity; /*!< Specifies the TIM Break Input pin polarity. + This parameter can be a value of @ref TIM_Break_Polarity */ + + uint16_t TIM_AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not. + This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ +} TIM_BDTRInitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup TIM_Exported_constants + * @{ + */ + +#define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM4) || \ + ((PERIPH) == TIM5) || \ + ((PERIPH) == TIM6) || \ + ((PERIPH) == TIM7) || \ + ((PERIPH) == TIM8) || \ + ((PERIPH) == TIM9) || \ + ((PERIPH) == TIM10) || \ + ((PERIPH) == TIM11) || \ + ((PERIPH) == TIM12) || \ + (((PERIPH) == TIM13) || \ + ((PERIPH) == TIM14))) +/* LIST1: TIM1, TIM2, TIM3, TIM4, TIM5, TIM8, TIM9, TIM10, TIM11, TIM12, TIM13 and TIM14 */ +#define IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM4) || \ + ((PERIPH) == TIM5) || \ + ((PERIPH) == TIM8) || \ + ((PERIPH) == TIM9) || \ + ((PERIPH) == TIM10) || \ + ((PERIPH) == TIM11) || \ + ((PERIPH) == TIM12) || \ + ((PERIPH) == TIM13) || \ + ((PERIPH) == TIM14)) + +/* LIST2: TIM1, TIM2, TIM3, TIM4, TIM5, TIM8, TIM9 and TIM12 */ +#define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM4) || \ + ((PERIPH) == TIM5) || \ + ((PERIPH) == TIM8) || \ + ((PERIPH) == TIM9) || \ + ((PERIPH) == TIM12)) +/* LIST3: TIM1, TIM2, TIM3, TIM4, TIM5 and TIM8 */ +#define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM4) || \ + ((PERIPH) == TIM5) || \ + ((PERIPH) == TIM8)) +/* LIST4: TIM1 and TIM8 */ +#define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM8)) +/* LIST5: TIM1, TIM2, TIM3, TIM4, TIM5, TIM6, TIM7 and TIM8 */ +#define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || \ + ((PERIPH) == TIM2) || \ + ((PERIPH) == TIM3) || \ + ((PERIPH) == TIM4) || \ + ((PERIPH) == TIM5) || \ + ((PERIPH) == TIM6) || \ + ((PERIPH) == TIM7) || \ + ((PERIPH) == TIM8)) +/* LIST6: TIM2, TIM5 and TIM11 */ +#define IS_TIM_LIST6_PERIPH(TIMx)(((TIMx) == TIM2) || \ + ((TIMx) == TIM5) || \ + ((TIMx) == TIM11)) + +/** @defgroup TIM_Output_Compare_and_PWM_modes + * @{ + */ + +#define TIM_OCMode_Timing ((uint16_t)0x0000) +#define TIM_OCMode_Active ((uint16_t)0x0010) +#define TIM_OCMode_Inactive ((uint16_t)0x0020) +#define TIM_OCMode_Toggle ((uint16_t)0x0030) +#define TIM_OCMode_PWM1 ((uint16_t)0x0060) +#define TIM_OCMode_PWM2 ((uint16_t)0x0070) +#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || \ + ((MODE) == TIM_OCMode_Active) || \ + ((MODE) == TIM_OCMode_Inactive) || \ + ((MODE) == TIM_OCMode_Toggle)|| \ + ((MODE) == TIM_OCMode_PWM1) || \ + ((MODE) == TIM_OCMode_PWM2)) +#define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || \ + ((MODE) == TIM_OCMode_Active) || \ + ((MODE) == TIM_OCMode_Inactive) || \ + ((MODE) == TIM_OCMode_Toggle)|| \ + ((MODE) == TIM_OCMode_PWM1) || \ + ((MODE) == TIM_OCMode_PWM2) || \ + ((MODE) == TIM_ForcedAction_Active) || \ + ((MODE) == TIM_ForcedAction_InActive)) +/** + * @} + */ + +/** @defgroup TIM_One_Pulse_Mode + * @{ + */ + +#define TIM_OPMode_Single ((uint16_t)0x0008) +#define TIM_OPMode_Repetitive ((uint16_t)0x0000) +#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || \ + ((MODE) == TIM_OPMode_Repetitive)) +/** + * @} + */ + +/** @defgroup TIM_Channel + * @{ + */ + +#define TIM_Channel_1 ((uint16_t)0x0000) +#define TIM_Channel_2 ((uint16_t)0x0004) +#define TIM_Channel_3 ((uint16_t)0x0008) +#define TIM_Channel_4 ((uint16_t)0x000C) + +#define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ + ((CHANNEL) == TIM_Channel_2) || \ + ((CHANNEL) == TIM_Channel_3) || \ + ((CHANNEL) == TIM_Channel_4)) + +#define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ + ((CHANNEL) == TIM_Channel_2)) +#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || \ + ((CHANNEL) == TIM_Channel_2) || \ + ((CHANNEL) == TIM_Channel_3)) +/** + * @} + */ + +/** @defgroup TIM_Clock_Division_CKD + * @{ + */ + +#define TIM_CKD_DIV1 ((uint16_t)0x0000) +#define TIM_CKD_DIV2 ((uint16_t)0x0100) +#define TIM_CKD_DIV4 ((uint16_t)0x0200) +#define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || \ + ((DIV) == TIM_CKD_DIV2) || \ + ((DIV) == TIM_CKD_DIV4)) +/** + * @} + */ + +/** @defgroup TIM_Counter_Mode + * @{ + */ + +#define TIM_CounterMode_Up ((uint16_t)0x0000) +#define TIM_CounterMode_Down ((uint16_t)0x0010) +#define TIM_CounterMode_CenterAligned1 ((uint16_t)0x0020) +#define TIM_CounterMode_CenterAligned2 ((uint16_t)0x0040) +#define TIM_CounterMode_CenterAligned3 ((uint16_t)0x0060) +#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) || \ + ((MODE) == TIM_CounterMode_Down) || \ + ((MODE) == TIM_CounterMode_CenterAligned1) || \ + ((MODE) == TIM_CounterMode_CenterAligned2) || \ + ((MODE) == TIM_CounterMode_CenterAligned3)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Polarity + * @{ + */ + +#define TIM_OCPolarity_High ((uint16_t)0x0000) +#define TIM_OCPolarity_Low ((uint16_t)0x0002) +#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || \ + ((POLARITY) == TIM_OCPolarity_Low)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Polarity + * @{ + */ + +#define TIM_OCNPolarity_High ((uint16_t)0x0000) +#define TIM_OCNPolarity_Low ((uint16_t)0x0008) +#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || \ + ((POLARITY) == TIM_OCNPolarity_Low)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_State + * @{ + */ + +#define TIM_OutputState_Disable ((uint16_t)0x0000) +#define TIM_OutputState_Enable ((uint16_t)0x0001) +#define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || \ + ((STATE) == TIM_OutputState_Enable)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_State + * @{ + */ + +#define TIM_OutputNState_Disable ((uint16_t)0x0000) +#define TIM_OutputNState_Enable ((uint16_t)0x0004) +#define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || \ + ((STATE) == TIM_OutputNState_Enable)) +/** + * @} + */ + +/** @defgroup TIM_Capture_Compare_State + * @{ + */ + +#define TIM_CCx_Enable ((uint16_t)0x0001) +#define TIM_CCx_Disable ((uint16_t)0x0000) +#define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || \ + ((CCX) == TIM_CCx_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Capture_Compare_N_State + * @{ + */ + +#define TIM_CCxN_Enable ((uint16_t)0x0004) +#define TIM_CCxN_Disable ((uint16_t)0x0000) +#define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || \ + ((CCXN) == TIM_CCxN_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Break_Input_enable_disable + * @{ + */ + +#define TIM_Break_Enable ((uint16_t)0x1000) +#define TIM_Break_Disable ((uint16_t)0x0000) +#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || \ + ((STATE) == TIM_Break_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Break_Polarity + * @{ + */ + +#define TIM_BreakPolarity_Low ((uint16_t)0x0000) +#define TIM_BreakPolarity_High ((uint16_t)0x2000) +#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || \ + ((POLARITY) == TIM_BreakPolarity_High)) +/** + * @} + */ + +/** @defgroup TIM_AOE_Bit_Set_Reset + * @{ + */ + +#define TIM_AutomaticOutput_Enable ((uint16_t)0x4000) +#define TIM_AutomaticOutput_Disable ((uint16_t)0x0000) +#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || \ + ((STATE) == TIM_AutomaticOutput_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Lock_level + * @{ + */ + +#define TIM_LOCKLevel_OFF ((uint16_t)0x0000) +#define TIM_LOCKLevel_1 ((uint16_t)0x0100) +#define TIM_LOCKLevel_2 ((uint16_t)0x0200) +#define TIM_LOCKLevel_3 ((uint16_t)0x0300) +#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || \ + ((LEVEL) == TIM_LOCKLevel_1) || \ + ((LEVEL) == TIM_LOCKLevel_2) || \ + ((LEVEL) == TIM_LOCKLevel_3)) +/** + * @} + */ + +/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state + * @{ + */ + +#define TIM_OSSIState_Enable ((uint16_t)0x0400) +#define TIM_OSSIState_Disable ((uint16_t)0x0000) +#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || \ + ((STATE) == TIM_OSSIState_Disable)) +/** + * @} + */ + +/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state + * @{ + */ + +#define TIM_OSSRState_Enable ((uint16_t)0x0800) +#define TIM_OSSRState_Disable ((uint16_t)0x0000) +#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || \ + ((STATE) == TIM_OSSRState_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Idle_State + * @{ + */ + +#define TIM_OCIdleState_Set ((uint16_t)0x0100) +#define TIM_OCIdleState_Reset ((uint16_t)0x0000) +#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || \ + ((STATE) == TIM_OCIdleState_Reset)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Idle_State + * @{ + */ + +#define TIM_OCNIdleState_Set ((uint16_t)0x0200) +#define TIM_OCNIdleState_Reset ((uint16_t)0x0000) +#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || \ + ((STATE) == TIM_OCNIdleState_Reset)) +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Polarity + * @{ + */ + +#define TIM_ICPolarity_Rising ((uint16_t)0x0000) +#define TIM_ICPolarity_Falling ((uint16_t)0x0002) +#define TIM_ICPolarity_BothEdge ((uint16_t)0x000A) +#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || \ + ((POLARITY) == TIM_ICPolarity_Falling)|| \ + ((POLARITY) == TIM_ICPolarity_BothEdge)) +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Selection + * @{ + */ + +#define TIM_ICSelection_DirectTI ((uint16_t)0x0001) /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC1, IC2, IC3 or IC4, respectively */ +#define TIM_ICSelection_IndirectTI ((uint16_t)0x0002) /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC2, IC1, IC4 or IC3, respectively. */ +#define TIM_ICSelection_TRC ((uint16_t)0x0003) /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC. */ +#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || \ + ((SELECTION) == TIM_ICSelection_IndirectTI) || \ + ((SELECTION) == TIM_ICSelection_TRC)) +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Prescaler + * @{ + */ + +#define TIM_ICPSC_DIV1 ((uint16_t)0x0000) /*!< Capture performed each time an edge is detected on the capture input. */ +#define TIM_ICPSC_DIV2 ((uint16_t)0x0004) /*!< Capture performed once every 2 events. */ +#define TIM_ICPSC_DIV4 ((uint16_t)0x0008) /*!< Capture performed once every 4 events. */ +#define TIM_ICPSC_DIV8 ((uint16_t)0x000C) /*!< Capture performed once every 8 events. */ +#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \ + ((PRESCALER) == TIM_ICPSC_DIV2) || \ + ((PRESCALER) == TIM_ICPSC_DIV4) || \ + ((PRESCALER) == TIM_ICPSC_DIV8)) +/** + * @} + */ + +/** @defgroup TIM_interrupt_sources + * @{ + */ + +#define TIM_IT_Update ((uint16_t)0x0001) +#define TIM_IT_CC1 ((uint16_t)0x0002) +#define TIM_IT_CC2 ((uint16_t)0x0004) +#define TIM_IT_CC3 ((uint16_t)0x0008) +#define TIM_IT_CC4 ((uint16_t)0x0010) +#define TIM_IT_COM ((uint16_t)0x0020) +#define TIM_IT_Trigger ((uint16_t)0x0040) +#define TIM_IT_Break ((uint16_t)0x0080) +#define IS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000)) + +#define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || \ + ((IT) == TIM_IT_CC1) || \ + ((IT) == TIM_IT_CC2) || \ + ((IT) == TIM_IT_CC3) || \ + ((IT) == TIM_IT_CC4) || \ + ((IT) == TIM_IT_COM) || \ + ((IT) == TIM_IT_Trigger) || \ + ((IT) == TIM_IT_Break)) +/** + * @} + */ + +/** @defgroup TIM_DMA_Base_address + * @{ + */ + +#define TIM_DMABase_CR1 ((uint16_t)0x0000) +#define TIM_DMABase_CR2 ((uint16_t)0x0001) +#define TIM_DMABase_SMCR ((uint16_t)0x0002) +#define TIM_DMABase_DIER ((uint16_t)0x0003) +#define TIM_DMABase_SR ((uint16_t)0x0004) +#define TIM_DMABase_EGR ((uint16_t)0x0005) +#define TIM_DMABase_CCMR1 ((uint16_t)0x0006) +#define TIM_DMABase_CCMR2 ((uint16_t)0x0007) +#define TIM_DMABase_CCER ((uint16_t)0x0008) +#define TIM_DMABase_CNT ((uint16_t)0x0009) +#define TIM_DMABase_PSC ((uint16_t)0x000A) +#define TIM_DMABase_ARR ((uint16_t)0x000B) +#define TIM_DMABase_RCR ((uint16_t)0x000C) +#define TIM_DMABase_CCR1 ((uint16_t)0x000D) +#define TIM_DMABase_CCR2 ((uint16_t)0x000E) +#define TIM_DMABase_CCR3 ((uint16_t)0x000F) +#define TIM_DMABase_CCR4 ((uint16_t)0x0010) +#define TIM_DMABase_BDTR ((uint16_t)0x0011) +#define TIM_DMABase_DCR ((uint16_t)0x0012) +#define TIM_DMABase_OR ((uint16_t)0x0013) +#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || \ + ((BASE) == TIM_DMABase_CR2) || \ + ((BASE) == TIM_DMABase_SMCR) || \ + ((BASE) == TIM_DMABase_DIER) || \ + ((BASE) == TIM_DMABase_SR) || \ + ((BASE) == TIM_DMABase_EGR) || \ + ((BASE) == TIM_DMABase_CCMR1) || \ + ((BASE) == TIM_DMABase_CCMR2) || \ + ((BASE) == TIM_DMABase_CCER) || \ + ((BASE) == TIM_DMABase_CNT) || \ + ((BASE) == TIM_DMABase_PSC) || \ + ((BASE) == TIM_DMABase_ARR) || \ + ((BASE) == TIM_DMABase_RCR) || \ + ((BASE) == TIM_DMABase_CCR1) || \ + ((BASE) == TIM_DMABase_CCR2) || \ + ((BASE) == TIM_DMABase_CCR3) || \ + ((BASE) == TIM_DMABase_CCR4) || \ + ((BASE) == TIM_DMABase_BDTR) || \ + ((BASE) == TIM_DMABase_DCR) || \ + ((BASE) == TIM_DMABase_OR)) +/** + * @} + */ + +/** @defgroup TIM_DMA_Burst_Length + * @{ + */ + +#define TIM_DMABurstLength_1Transfer ((uint16_t)0x0000) +#define TIM_DMABurstLength_2Transfers ((uint16_t)0x0100) +#define TIM_DMABurstLength_3Transfers ((uint16_t)0x0200) +#define TIM_DMABurstLength_4Transfers ((uint16_t)0x0300) +#define TIM_DMABurstLength_5Transfers ((uint16_t)0x0400) +#define TIM_DMABurstLength_6Transfers ((uint16_t)0x0500) +#define TIM_DMABurstLength_7Transfers ((uint16_t)0x0600) +#define TIM_DMABurstLength_8Transfers ((uint16_t)0x0700) +#define TIM_DMABurstLength_9Transfers ((uint16_t)0x0800) +#define TIM_DMABurstLength_10Transfers ((uint16_t)0x0900) +#define TIM_DMABurstLength_11Transfers ((uint16_t)0x0A00) +#define TIM_DMABurstLength_12Transfers ((uint16_t)0x0B00) +#define TIM_DMABurstLength_13Transfers ((uint16_t)0x0C00) +#define TIM_DMABurstLength_14Transfers ((uint16_t)0x0D00) +#define TIM_DMABurstLength_15Transfers ((uint16_t)0x0E00) +#define TIM_DMABurstLength_16Transfers ((uint16_t)0x0F00) +#define TIM_DMABurstLength_17Transfers ((uint16_t)0x1000) +#define TIM_DMABurstLength_18Transfers ((uint16_t)0x1100) +#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || \ + ((LENGTH) == TIM_DMABurstLength_2Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_3Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_4Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_5Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_6Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_7Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_8Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_9Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_10Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_11Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_12Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_13Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_14Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_15Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_16Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_17Transfers) || \ + ((LENGTH) == TIM_DMABurstLength_18Transfers)) +/** + * @} + */ + +/** @defgroup TIM_DMA_sources + * @{ + */ + +#define TIM_DMA_Update ((uint16_t)0x0100) +#define TIM_DMA_CC1 ((uint16_t)0x0200) +#define TIM_DMA_CC2 ((uint16_t)0x0400) +#define TIM_DMA_CC3 ((uint16_t)0x0800) +#define TIM_DMA_CC4 ((uint16_t)0x1000) +#define TIM_DMA_COM ((uint16_t)0x2000) +#define TIM_DMA_Trigger ((uint16_t)0x4000) +#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) + +/** + * @} + */ + +/** @defgroup TIM_External_Trigger_Prescaler + * @{ + */ + +#define TIM_ExtTRGPSC_OFF ((uint16_t)0x0000) +#define TIM_ExtTRGPSC_DIV2 ((uint16_t)0x1000) +#define TIM_ExtTRGPSC_DIV4 ((uint16_t)0x2000) +#define TIM_ExtTRGPSC_DIV8 ((uint16_t)0x3000) +#define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || \ + ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || \ + ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || \ + ((PRESCALER) == TIM_ExtTRGPSC_DIV8)) +/** + * @} + */ + +/** @defgroup TIM_Internal_Trigger_Selection + * @{ + */ + +#define TIM_TS_ITR0 ((uint16_t)0x0000) +#define TIM_TS_ITR1 ((uint16_t)0x0010) +#define TIM_TS_ITR2 ((uint16_t)0x0020) +#define TIM_TS_ITR3 ((uint16_t)0x0030) +#define TIM_TS_TI1F_ED ((uint16_t)0x0040) +#define TIM_TS_TI1FP1 ((uint16_t)0x0050) +#define TIM_TS_TI2FP2 ((uint16_t)0x0060) +#define TIM_TS_ETRF ((uint16_t)0x0070) +#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \ + ((SELECTION) == TIM_TS_ITR1) || \ + ((SELECTION) == TIM_TS_ITR2) || \ + ((SELECTION) == TIM_TS_ITR3) || \ + ((SELECTION) == TIM_TS_TI1F_ED) || \ + ((SELECTION) == TIM_TS_TI1FP1) || \ + ((SELECTION) == TIM_TS_TI2FP2) || \ + ((SELECTION) == TIM_TS_ETRF)) +#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \ + ((SELECTION) == TIM_TS_ITR1) || \ + ((SELECTION) == TIM_TS_ITR2) || \ + ((SELECTION) == TIM_TS_ITR3)) +/** + * @} + */ + +/** @defgroup TIM_TIx_External_Clock_Source + * @{ + */ + +#define TIM_TIxExternalCLK1Source_TI1 ((uint16_t)0x0050) +#define TIM_TIxExternalCLK1Source_TI2 ((uint16_t)0x0060) +#define TIM_TIxExternalCLK1Source_TI1ED ((uint16_t)0x0040) + +/** + * @} + */ + +/** @defgroup TIM_External_Trigger_Polarity + * @{ + */ +#define TIM_ExtTRGPolarity_Inverted ((uint16_t)0x8000) +#define TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000) +#define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || \ + ((POLARITY) == TIM_ExtTRGPolarity_NonInverted)) +/** + * @} + */ + +/** @defgroup TIM_Prescaler_Reload_Mode + * @{ + */ + +#define TIM_PSCReloadMode_Update ((uint16_t)0x0000) +#define TIM_PSCReloadMode_Immediate ((uint16_t)0x0001) +#define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || \ + ((RELOAD) == TIM_PSCReloadMode_Immediate)) +/** + * @} + */ + +/** @defgroup TIM_Forced_Action + * @{ + */ + +#define TIM_ForcedAction_Active ((uint16_t)0x0050) +#define TIM_ForcedAction_InActive ((uint16_t)0x0040) +#define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || \ + ((ACTION) == TIM_ForcedAction_InActive)) +/** + * @} + */ + +/** @defgroup TIM_Encoder_Mode + * @{ + */ + +#define TIM_EncoderMode_TI1 ((uint16_t)0x0001) +#define TIM_EncoderMode_TI2 ((uint16_t)0x0002) +#define TIM_EncoderMode_TI12 ((uint16_t)0x0003) +#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || \ + ((MODE) == TIM_EncoderMode_TI2) || \ + ((MODE) == TIM_EncoderMode_TI12)) +/** + * @} + */ + + +/** @defgroup TIM_Event_Source + * @{ + */ + +#define TIM_EventSource_Update ((uint16_t)0x0001) +#define TIM_EventSource_CC1 ((uint16_t)0x0002) +#define TIM_EventSource_CC2 ((uint16_t)0x0004) +#define TIM_EventSource_CC3 ((uint16_t)0x0008) +#define TIM_EventSource_CC4 ((uint16_t)0x0010) +#define TIM_EventSource_COM ((uint16_t)0x0020) +#define TIM_EventSource_Trigger ((uint16_t)0x0040) +#define TIM_EventSource_Break ((uint16_t)0x0080) +#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000)) + +/** + * @} + */ + +/** @defgroup TIM_Update_Source + * @{ + */ + +#define TIM_UpdateSource_Global ((uint16_t)0x0000) /*!< Source of update is the counter overflow/underflow + or the setting of UG bit, or an update generation + through the slave mode controller. */ +#define TIM_UpdateSource_Regular ((uint16_t)0x0001) /*!< Source of update is counter overflow/underflow. */ +#define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || \ + ((SOURCE) == TIM_UpdateSource_Regular)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Preload_State + * @{ + */ + +#define TIM_OCPreload_Enable ((uint16_t)0x0008) +#define TIM_OCPreload_Disable ((uint16_t)0x0000) +#define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || \ + ((STATE) == TIM_OCPreload_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Fast_State + * @{ + */ + +#define TIM_OCFast_Enable ((uint16_t)0x0004) +#define TIM_OCFast_Disable ((uint16_t)0x0000) +#define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || \ + ((STATE) == TIM_OCFast_Disable)) + +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Clear_State + * @{ + */ + +#define TIM_OCClear_Enable ((uint16_t)0x0080) +#define TIM_OCClear_Disable ((uint16_t)0x0000) +#define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || \ + ((STATE) == TIM_OCClear_Disable)) +/** + * @} + */ + +/** @defgroup TIM_Trigger_Output_Source + * @{ + */ + +#define TIM_TRGOSource_Reset ((uint16_t)0x0000) +#define TIM_TRGOSource_Enable ((uint16_t)0x0010) +#define TIM_TRGOSource_Update ((uint16_t)0x0020) +#define TIM_TRGOSource_OC1 ((uint16_t)0x0030) +#define TIM_TRGOSource_OC1Ref ((uint16_t)0x0040) +#define TIM_TRGOSource_OC2Ref ((uint16_t)0x0050) +#define TIM_TRGOSource_OC3Ref ((uint16_t)0x0060) +#define TIM_TRGOSource_OC4Ref ((uint16_t)0x0070) +#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || \ + ((SOURCE) == TIM_TRGOSource_Enable) || \ + ((SOURCE) == TIM_TRGOSource_Update) || \ + ((SOURCE) == TIM_TRGOSource_OC1) || \ + ((SOURCE) == TIM_TRGOSource_OC1Ref) || \ + ((SOURCE) == TIM_TRGOSource_OC2Ref) || \ + ((SOURCE) == TIM_TRGOSource_OC3Ref) || \ + ((SOURCE) == TIM_TRGOSource_OC4Ref)) +/** + * @} + */ + +/** @defgroup TIM_Slave_Mode + * @{ + */ + +#define TIM_SlaveMode_Reset ((uint16_t)0x0004) +#define TIM_SlaveMode_Gated ((uint16_t)0x0005) +#define TIM_SlaveMode_Trigger ((uint16_t)0x0006) +#define TIM_SlaveMode_External1 ((uint16_t)0x0007) +#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || \ + ((MODE) == TIM_SlaveMode_Gated) || \ + ((MODE) == TIM_SlaveMode_Trigger) || \ + ((MODE) == TIM_SlaveMode_External1)) +/** + * @} + */ + +/** @defgroup TIM_Master_Slave_Mode + * @{ + */ + +#define TIM_MasterSlaveMode_Enable ((uint16_t)0x0080) +#define TIM_MasterSlaveMode_Disable ((uint16_t)0x0000) +#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || \ + ((STATE) == TIM_MasterSlaveMode_Disable)) +/** + * @} + */ +/** @defgroup TIM_Remap + * @{ + */ + +#define TIM2_TIM8_TRGO ((uint16_t)0x0000) +#define TIM2_ETH_PTP ((uint16_t)0x0400) +#define TIM2_USBFS_SOF ((uint16_t)0x0800) +#define TIM2_USBHS_SOF ((uint16_t)0x0C00) + +#define TIM5_GPIO ((uint16_t)0x0000) +#define TIM5_LSI ((uint16_t)0x0040) +#define TIM5_LSE ((uint16_t)0x0080) +#define TIM5_RTC ((uint16_t)0x00C0) + +#define TIM11_GPIO ((uint16_t)0x0000) +#define TIM11_HSE ((uint16_t)0x0002) + +#define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM2_TIM8_TRGO)||\ + ((TIM_REMAP) == TIM2_ETH_PTP)||\ + ((TIM_REMAP) == TIM2_USBFS_SOF)||\ + ((TIM_REMAP) == TIM2_USBHS_SOF)||\ + ((TIM_REMAP) == TIM5_GPIO)||\ + ((TIM_REMAP) == TIM5_LSI)||\ + ((TIM_REMAP) == TIM5_LSE)||\ + ((TIM_REMAP) == TIM5_RTC)||\ + ((TIM_REMAP) == TIM11_GPIO)||\ + ((TIM_REMAP) == TIM11_HSE)) + +/** + * @} + */ +/** @defgroup TIM_Flags + * @{ + */ + +#define TIM_FLAG_Update ((uint16_t)0x0001) +#define TIM_FLAG_CC1 ((uint16_t)0x0002) +#define TIM_FLAG_CC2 ((uint16_t)0x0004) +#define TIM_FLAG_CC3 ((uint16_t)0x0008) +#define TIM_FLAG_CC4 ((uint16_t)0x0010) +#define TIM_FLAG_COM ((uint16_t)0x0020) +#define TIM_FLAG_Trigger ((uint16_t)0x0040) +#define TIM_FLAG_Break ((uint16_t)0x0080) +#define TIM_FLAG_CC1OF ((uint16_t)0x0200) +#define TIM_FLAG_CC2OF ((uint16_t)0x0400) +#define TIM_FLAG_CC3OF ((uint16_t)0x0800) +#define TIM_FLAG_CC4OF ((uint16_t)0x1000) +#define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || \ + ((FLAG) == TIM_FLAG_CC1) || \ + ((FLAG) == TIM_FLAG_CC2) || \ + ((FLAG) == TIM_FLAG_CC3) || \ + ((FLAG) == TIM_FLAG_CC4) || \ + ((FLAG) == TIM_FLAG_COM) || \ + ((FLAG) == TIM_FLAG_Trigger) || \ + ((FLAG) == TIM_FLAG_Break) || \ + ((FLAG) == TIM_FLAG_CC1OF) || \ + ((FLAG) == TIM_FLAG_CC2OF) || \ + ((FLAG) == TIM_FLAG_CC3OF) || \ + ((FLAG) == TIM_FLAG_CC4OF)) + +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Filer_Value + * @{ + */ + +#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF) +/** + * @} + */ + +/** @defgroup TIM_External_Trigger_Filter + * @{ + */ + +#define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF) +/** + * @} + */ + +/** @defgroup TIM_Legacy + * @{ + */ + +#define TIM_DMABurstLength_1Byte TIM_DMABurstLength_1Transfer +#define TIM_DMABurstLength_2Bytes TIM_DMABurstLength_2Transfers +#define TIM_DMABurstLength_3Bytes TIM_DMABurstLength_3Transfers +#define TIM_DMABurstLength_4Bytes TIM_DMABurstLength_4Transfers +#define TIM_DMABurstLength_5Bytes TIM_DMABurstLength_5Transfers +#define TIM_DMABurstLength_6Bytes TIM_DMABurstLength_6Transfers +#define TIM_DMABurstLength_7Bytes TIM_DMABurstLength_7Transfers +#define TIM_DMABurstLength_8Bytes TIM_DMABurstLength_8Transfers +#define TIM_DMABurstLength_9Bytes TIM_DMABurstLength_9Transfers +#define TIM_DMABurstLength_10Bytes TIM_DMABurstLength_10Transfers +#define TIM_DMABurstLength_11Bytes TIM_DMABurstLength_11Transfers +#define TIM_DMABurstLength_12Bytes TIM_DMABurstLength_12Transfers +#define TIM_DMABurstLength_13Bytes TIM_DMABurstLength_13Transfers +#define TIM_DMABurstLength_14Bytes TIM_DMABurstLength_14Transfers +#define TIM_DMABurstLength_15Bytes TIM_DMABurstLength_15Transfers +#define TIM_DMABurstLength_16Bytes TIM_DMABurstLength_16Transfers +#define TIM_DMABurstLength_17Bytes TIM_DMABurstLength_17Transfers +#define TIM_DMABurstLength_18Bytes TIM_DMABurstLength_18Transfers +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* TimeBase management ********************************************************/ +void TIM_DeInit(TIM_TypeDef* TIMx); +void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); +void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct); +void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode); +void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode); +void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter); +void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload); +uint32_t TIM_GetCounter(TIM_TypeDef* TIMx); +uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx); +void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource); +void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode); +void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD); +void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Output Compare management **************************************************/ +void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct); +void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode); +void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1); +void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2); +void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3); +void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4); +void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction); +void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload); +void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast); +void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear); +void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); +void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); +void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity); +void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity); +void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx); +void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN); + +/* Input Capture management ***************************************************/ +void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); +void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct); +void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct); +uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx); +uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx); +uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx); +uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx); +void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); +void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); +void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); +void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC); + +/* Advanced-control timers (TIM1 and TIM8) specific features ******************/ +void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct); +void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct); +void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState); +void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Interrupts, DMA and flags management ***************************************/ +void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState); +void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource); +FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); +void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG); +ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT); +void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT); +void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength); +void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState); +void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Clocks management **********************************************************/ +void TIM_InternalClockConfig(TIM_TypeDef* TIMx); +void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); +void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, + uint16_t TIM_ICPolarity, uint16_t ICFilter); +void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, + uint16_t ExtTRGFilter); +void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, + uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter); + +/* Synchronization management *************************************************/ +void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource); +void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); +void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); +void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode); +void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, + uint16_t ExtTRGFilter); + +/* Specific interface management **********************************************/ +void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, + uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity); +void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState); + +/* Specific remapping management **********************************************/ +void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32F4xx_TIM_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_usart.h b/libs/BSP/stm32f4xx_usart.h new file mode 100644 index 0000000..dc011da --- /dev/null +++ b/libs/BSP/stm32f4xx_usart.h @@ -0,0 +1,431 @@ +/** + ****************************************************************************** + * @file stm32f4xx_usart.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the USART + * firmware library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_USART_H +#define __STM32F4xx_USART_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup USART + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief USART Init Structure definition + */ + +typedef struct +{ + uint32_t USART_BaudRate; /*!< This member configures the USART communication baud rate. + The baud rate is computed using the following formula: + - IntegerDivider = ((PCLKx) / (8 * (OVR8+1) * (USART_InitStruct->USART_BaudRate))) + - FractionalDivider = ((IntegerDivider - ((u32) IntegerDivider)) * 8 * (OVR8+1)) + 0.5 + Where OVR8 is the "oversampling by 8 mode" configuration bit in the CR1 register. */ + + uint16_t USART_WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref USART_Word_Length */ + + uint16_t USART_StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref USART_Stop_Bits */ + + uint16_t USART_Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref USART_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint16_t USART_Mode; /*!< Specifies wether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref USART_Mode */ + + uint16_t USART_HardwareFlowControl; /*!< Specifies wether the hardware flow control mode is enabled + or disabled. + This parameter can be a value of @ref USART_Hardware_Flow_Control */ +} USART_InitTypeDef; + +/** + * @brief USART Clock Init Structure definition + */ + +typedef struct +{ + + uint16_t USART_Clock; /*!< Specifies whether the USART clock is enabled or disabled. + This parameter can be a value of @ref USART_Clock */ + + uint16_t USART_CPOL; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref USART_Clock_Polarity */ + + uint16_t USART_CPHA; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref USART_Clock_Phase */ + + uint16_t USART_LastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref USART_Last_Bit */ +} USART_ClockInitTypeDef; + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup USART_Exported_Constants + * @{ + */ + +#define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || \ + ((PERIPH) == USART2) || \ + ((PERIPH) == USART3) || \ + ((PERIPH) == UART4) || \ + ((PERIPH) == UART5) || \ + ((PERIPH) == USART6) || \ + ((PERIPH) == UART7) || \ + ((PERIPH) == UART8)) + +#define IS_USART_1236_PERIPH(PERIPH) (((PERIPH) == USART1) || \ + ((PERIPH) == USART2) || \ + ((PERIPH) == USART3) || \ + ((PERIPH) == USART6)) + +/** @defgroup USART_Word_Length + * @{ + */ + +#define USART_WordLength_8b ((uint16_t)0x0000) +#define USART_WordLength_9b ((uint16_t)0x1000) + +#define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || \ + ((LENGTH) == USART_WordLength_9b)) +/** + * @} + */ + +/** @defgroup USART_Stop_Bits + * @{ + */ + +#define USART_StopBits_1 ((uint16_t)0x0000) +#define USART_StopBits_0_5 ((uint16_t)0x1000) +#define USART_StopBits_2 ((uint16_t)0x2000) +#define USART_StopBits_1_5 ((uint16_t)0x3000) +#define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || \ + ((STOPBITS) == USART_StopBits_0_5) || \ + ((STOPBITS) == USART_StopBits_2) || \ + ((STOPBITS) == USART_StopBits_1_5)) +/** + * @} + */ + +/** @defgroup USART_Parity + * @{ + */ + +#define USART_Parity_No ((uint16_t)0x0000) +#define USART_Parity_Even ((uint16_t)0x0400) +#define USART_Parity_Odd ((uint16_t)0x0600) +#define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || \ + ((PARITY) == USART_Parity_Even) || \ + ((PARITY) == USART_Parity_Odd)) +/** + * @} + */ + +/** @defgroup USART_Mode + * @{ + */ + +#define USART_Mode_Rx ((uint16_t)0x0004) +#define USART_Mode_Tx ((uint16_t)0x0008) +#define IS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00)) +/** + * @} + */ + +/** @defgroup USART_Hardware_Flow_Control + * @{ + */ +#define USART_HardwareFlowControl_None ((uint16_t)0x0000) +#define USART_HardwareFlowControl_RTS ((uint16_t)0x0100) +#define USART_HardwareFlowControl_CTS ((uint16_t)0x0200) +#define USART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300) +#define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)\ + (((CONTROL) == USART_HardwareFlowControl_None) || \ + ((CONTROL) == USART_HardwareFlowControl_RTS) || \ + ((CONTROL) == USART_HardwareFlowControl_CTS) || \ + ((CONTROL) == USART_HardwareFlowControl_RTS_CTS)) +/** + * @} + */ + +/** @defgroup USART_Clock + * @{ + */ +#define USART_Clock_Disable ((uint16_t)0x0000) +#define USART_Clock_Enable ((uint16_t)0x0800) +#define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || \ + ((CLOCK) == USART_Clock_Enable)) +/** + * @} + */ + +/** @defgroup USART_Clock_Polarity + * @{ + */ + +#define USART_CPOL_Low ((uint16_t)0x0000) +#define USART_CPOL_High ((uint16_t)0x0400) +#define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High)) + +/** + * @} + */ + +/** @defgroup USART_Clock_Phase + * @{ + */ + +#define USART_CPHA_1Edge ((uint16_t)0x0000) +#define USART_CPHA_2Edge ((uint16_t)0x0200) +#define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge)) + +/** + * @} + */ + +/** @defgroup USART_Last_Bit + * @{ + */ + +#define USART_LastBit_Disable ((uint16_t)0x0000) +#define USART_LastBit_Enable ((uint16_t)0x0100) +#define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || \ + ((LASTBIT) == USART_LastBit_Enable)) +/** + * @} + */ + +/** @defgroup USART_Interrupt_definition + * @{ + */ + +#define USART_IT_PE ((uint16_t)0x0028) +#define USART_IT_TXE ((uint16_t)0x0727) +#define USART_IT_TC ((uint16_t)0x0626) +#define USART_IT_RXNE ((uint16_t)0x0525) +#define USART_IT_ORE_RX ((uint16_t)0x0325) /* In case interrupt is generated if the RXNEIE bit is set */ +#define USART_IT_IDLE ((uint16_t)0x0424) +#define USART_IT_LBD ((uint16_t)0x0846) +#define USART_IT_CTS ((uint16_t)0x096A) +#define USART_IT_ERR ((uint16_t)0x0060) +#define USART_IT_ORE_ER ((uint16_t)0x0360) /* In case interrupt is generated if the EIE bit is set */ +#define USART_IT_NE ((uint16_t)0x0260) +#define USART_IT_FE ((uint16_t)0x0160) + +/** @defgroup USART_Legacy + * @{ + */ +#define USART_IT_ORE USART_IT_ORE_ER +/** + * @} + */ + +#define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \ + ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ + ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \ + ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR)) +#define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \ + ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ + ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \ + ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \ + ((IT) == USART_IT_ORE_RX) || ((IT) == USART_IT_ORE_ER) || \ + ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE)) +#define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \ + ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS)) +/** + * @} + */ + +/** @defgroup USART_DMA_Requests + * @{ + */ + +#define USART_DMAReq_Tx ((uint16_t)0x0080) +#define USART_DMAReq_Rx ((uint16_t)0x0040) +#define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00)) + +/** + * @} + */ + +/** @defgroup USART_WakeUp_methods + * @{ + */ + +#define USART_WakeUp_IdleLine ((uint16_t)0x0000) +#define USART_WakeUp_AddressMark ((uint16_t)0x0800) +#define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || \ + ((WAKEUP) == USART_WakeUp_AddressMark)) +/** + * @} + */ + +/** @defgroup USART_LIN_Break_Detection_Length + * @{ + */ + +#define USART_LINBreakDetectLength_10b ((uint16_t)0x0000) +#define USART_LINBreakDetectLength_11b ((uint16_t)0x0020) +#define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) \ + (((LENGTH) == USART_LINBreakDetectLength_10b) || \ + ((LENGTH) == USART_LINBreakDetectLength_11b)) +/** + * @} + */ + +/** @defgroup USART_IrDA_Low_Power + * @{ + */ + +#define USART_IrDAMode_LowPower ((uint16_t)0x0004) +#define USART_IrDAMode_Normal ((uint16_t)0x0000) +#define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || \ + ((MODE) == USART_IrDAMode_Normal)) +/** + * @} + */ + +/** @defgroup USART_Flags + * @{ + */ + +#define USART_FLAG_CTS ((uint16_t)0x0200) +#define USART_FLAG_LBD ((uint16_t)0x0100) +#define USART_FLAG_TXE ((uint16_t)0x0080) +#define USART_FLAG_TC ((uint16_t)0x0040) +#define USART_FLAG_RXNE ((uint16_t)0x0020) +#define USART_FLAG_IDLE ((uint16_t)0x0010) +#define USART_FLAG_ORE ((uint16_t)0x0008) +#define USART_FLAG_NE ((uint16_t)0x0004) +#define USART_FLAG_FE ((uint16_t)0x0002) +#define USART_FLAG_PE ((uint16_t)0x0001) +#define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || \ + ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || \ + ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || \ + ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \ + ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE)) + +#define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16_t)0x00)) + +#define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 7500001)) +#define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF) +#define IS_USART_DATA(DATA) ((DATA) <= 0x1FF) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the USART configuration to the default reset state ***/ +void USART_DeInit(USART_TypeDef* USARTx); + +/* Initialization and Configuration functions *********************************/ +void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct); +void USART_StructInit(USART_InitTypeDef* USART_InitStruct); +void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct); +void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct); +void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler); +void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState); + +/* Data transfers functions ***************************************************/ +void USART_SendData(USART_TypeDef* USARTx, uint16_t Data); +uint16_t USART_ReceiveData(USART_TypeDef* USARTx); + +/* Multi-Processor Communication functions ************************************/ +void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address); +void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp); +void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState); + +/* LIN mode functions *********************************************************/ +void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength); +void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_SendBreak(USART_TypeDef* USARTx); + +/* Half-duplex mode function **************************************************/ +void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState); + +/* Smartcard mode functions ***************************************************/ +void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState); +void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime); + +/* IrDA mode functions ********************************************************/ +void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode); +void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState); + +/* DMA transfers management functions *****************************************/ +void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState); + +/* Interrupts and flags management functions **********************************/ +void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState); +FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG); +void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG); +ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT); +void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_USART_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/stm32f4xx_wwdg.h b/libs/BSP/stm32f4xx_wwdg.h new file mode 100644 index 0000000..8faf518 --- /dev/null +++ b/libs/BSP/stm32f4xx_wwdg.h @@ -0,0 +1,111 @@ +/** + ****************************************************************************** + * @file stm32f4xx_wwdg.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief This file contains all the functions prototypes for the WWDG firmware + * library. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F4xx_WWDG_H +#define __STM32F4xx_WWDG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f4xx.h" + +/** @addtogroup STM32F4xx_StdPeriph_Driver + * @{ + */ + +/** @addtogroup WWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Constants + * @{ + */ + +/** @defgroup WWDG_Prescaler + * @{ + */ + +#define WWDG_Prescaler_1 ((uint32_t)0x00000000) +#define WWDG_Prescaler_2 ((uint32_t)0x00000080) +#define WWDG_Prescaler_4 ((uint32_t)0x00000100) +#define WWDG_Prescaler_8 ((uint32_t)0x00000180) +#define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || \ + ((PRESCALER) == WWDG_Prescaler_2) || \ + ((PRESCALER) == WWDG_Prescaler_4) || \ + ((PRESCALER) == WWDG_Prescaler_8)) +#define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F) +#define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Function used to set the WWDG configuration to the default reset state ****/ +void WWDG_DeInit(void); + +/* Prescaler, Refresh window and Counter configuration functions **************/ +void WWDG_SetPrescaler(uint32_t WWDG_Prescaler); +void WWDG_SetWindowValue(uint8_t WindowValue); +void WWDG_EnableIT(void); +void WWDG_SetCounter(uint8_t Counter); + +/* WWDG activation function ***************************************************/ +void WWDG_Enable(uint8_t Counter); + +/* Interrupts and flags management functions **********************************/ +FlagStatus WWDG_GetFlagStatus(void); +void WWDG_ClearFlag(void); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32F4xx_WWDG_H */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/system_stm32f4xx.h b/libs/BSP/system_stm32f4xx.h new file mode 100644 index 0000000..675593a --- /dev/null +++ b/libs/BSP/system_stm32f4xx.h @@ -0,0 +1,105 @@ +/** + ****************************************************************************** + * @file system_stm32f4xx.h + * @author MCD Application Team + * @version V1.3.0 + * @date 08-November-2013 + * @brief CMSIS Cortex-M4 Device System Source File for STM32F4xx devices. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT 2013 STMicroelectronics

+ * + * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); + * You may not use this file except in compliance with the License. + * You may obtain a copy of the License at: + * + * http://www.st.com/software_license_agreement_liberty_v2 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an "AS IS" BASIS, + * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32f4xx_system + * @{ + */ + +/** + * @brief Define to prevent recursive inclusion + */ +#ifndef __SYSTEM_STM32F4XX_H +#define __SYSTEM_STM32F4XX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/** @addtogroup STM32F4xx_System_Includes + * @{ + */ + +/** + * @} + */ + + +/** @addtogroup STM32F4xx_System_Exported_types + * @{ + */ + +extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */ + + +/** + * @} + */ + +/** @addtogroup STM32F4xx_System_Exported_Constants + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F4xx_System_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F4xx_System_Exported_Functions + * @{ + */ + +extern void SystemInit(void); +extern void SystemCoreClockUpdate(void); +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /*__SYSTEM_STM32F4XX_H */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/libs/BSP/uart.h b/libs/BSP/uart.h new file mode 100644 index 0000000..2a1d41c --- /dev/null +++ b/libs/BSP/uart.h @@ -0,0 +1,110 @@ +#ifndef __UART_H__ +#define __UART_H__ +/** + ***************************************************************************** + * @addtogroup CARME + * @{ + * @addtogroup USART + * @{ + * + * @file uart.h + * @version 1.0 + * @date 2013-01-10 + * @author rct1 + * + * @brief The CARME UART Module provides a function to initialize the + * GPIOs for the CARME UART ports. + * + ***************************************************************************** + * @copyright + * @{ + * + * This software can be used by students and other personal of the Bern + * University of Applied Sciences under the terms of the MIT license. + * For other persons this software is under the terms of the GNU General + * Public License version 2. + * + * Copyright © 2013, Bern University of Applied Sciences. + * All rights reserved. + * + * + * ##### MIT License + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice shall be included in + * all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + * + * ##### GNU GENERAL PUBLIC LICENSE + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License + * as published by the Free Software Foundation; either version 2 + * of the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, + * MA 02110-1301, USA. + * + * @} + ***************************************************************************** + */ + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/*----- Header-Files -------------------------------------------------------*/ +#include /* Processor STM32F407IG */ + +/*----- Macros -------------------------------------------------------------*/ +#define CARME_UART0 USART1 /**< CARME UART Port 0 */ +#define CARME_UART1 USART3 /**< CARME UART Port 1 */ + +/* CARME error codes */ +#define CARME_ERROR_UART_NO_DATA (CARME_ERROR_UART_BASE+0) /**< No data to receive */ + +/*----- Data types ---------------------------------------------------------*/ + +/*----- Function prototypes ------------------------------------------------*/ +extern void CARME_UART_Init(USART_TypeDef *UARTx, + USART_InitTypeDef *pUSART_InitStruct); +extern void CARME_UART_GPIO_Init(void); +extern void CARME_UART_SendChar(USART_TypeDef *UARTx, char c); +extern void CARME_UART_SendString(USART_TypeDef *UARTx, char *pStr); +extern ERROR_CODES CARME_UART_ReceiveChar(USART_TypeDef *UARTx, char *pc); +extern ERROR_CODES CARME_UART_ReceiveString(USART_TypeDef *UARTx, char *pc, + uint8_t count); + +/*----- Data ---------------------------------------------------------------*/ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +/** + * @} + * @} + */ + +#endif /* __UART_H__ */ diff --git a/libs/libBSP.a b/libs/libBSP.a new file mode 100644 index 0000000000000000000000000000000000000000..f14f38b9c6324fce28e3de9db14049021e83c2ce GIT binary patch literal 754638 zcmeFa3w&I~c{YB|u5OlO*_LEuWC+40!~}eiEWlhXX=T}pB}R7D zZQX_S=U*WB?WK+ro#!~~Z$0_14}AZpfA=hPod5a#&TQcBxY3#Qcl|w%`@8-<`d-KV zzwnE=Z*=~j{oV2#Cvvjihd}>-=og*)M(4luyYNR&G~aJ?g%kaK`F-$nPL#igo7L}| z7dz44!mprUr}LVAt8aA*ep|oc&p8FZ&%ZBU>=c~r_q`oX!EfnTc*;)aHUFB9IECTg zmA5*D|JC2kUvmoi`{*w9`%8oq`W2mbw)0#24Ls=-<@@b@+9~>7{vP{tr|9?aSA51# zoSfgKZ*q$5-<4-O#rb}>jyT1?N57Kgo1Om?zd7#LoSfg%Tb()iejCqr=Gec)A3AgP zj-32=_rExE%Ds{UfLJwf;VNxl{UTe?K|m zl%C{QcFw1qSN$7*(kUB%a?6&M4Sg+%wvklU5qD1_+m%U-_s7$TjEC8h8W|YfePuj7 zkx;nxBk>*SL|d=N5gVNt$r=eoRkRI>Y->6`)RT>8C&m>jmQKVoL^@aWGA{wXv2u}wa@Ez{Bz2wo7Lfm%A6EZ*J#XE2MEox^zyp0-|H2rQ1a-Yz5zc>(J?y=@() zEYQhhG{?tP*|ZT>juY(_R~;$hbaCt$9Y|PMWS1$YWMb}3WJfcJ^k{rQLPsoZ26#Q? zLcd~cAf8RMq{dnLEyW7oow#lyF%Auq%M78ZyBi9q-a_^y(#UX>xUPxxc!E(B-HaT| zcS~wlYCJVMB1qbtiaKL;Qtp+z-g2+8+zpmHWF#GEY_h`(Y;<@mo=Mb&{PiLKnvlOi z{H>#z{=@)cWu?pD>hs{%RA;O{A977TWJ5k=U28m$9Z;BqS(Afl2w|is zBZA$DK}oyz*N6OTLjDHhXWB;7@k}baCz#^RdC~RxvH6+T|BXj)j>dM&LR z5+jKWnu7Ja5+kbNLNu&?PVDJ*bM%4kHGm#9xA{Xe>o*^|(Nz|g2*!X?v0-mJ5>HE$ zVTrW$c2BOK%uiEoK-&mX-J3}b4WYZH>fW|lCDy}~Y?IhX*;So*Kbkg|UHNsJBWAV( zRQR5Be3#w&F?}7Vujroxl=UP12tCur1P{jh?PgagLRXkZ_c%VPlGB|Sj*scs^<3Q( zYxTxA+Sid79?k5@!=?y5yW?YH?2+Ol*E(8c{Z+kf?WqwHw!!vp?CVGjq~hVYX?hGT zEaDZ|}M2trO|A z9+s%`VUlByoea(!UP+|m>Hdi{s#L5y<`B`FiI0pAr?SRRlWCH2qBYwyGCG`!r-fgP zrba0y0I$j#1O%;0YOwxT#bChaRaS!&u0VzDX=&^9@`-MhKXlnSLcgk}%zvR`Trs*E z1s#LpghC<2FpB0uAsLR3XfYT$te2KhEZvFmvC)xnUtJKvGGKC%QIIm>kFO%u*yhCu`5F7 z7~5D5g*0|#fR3Jtaa1cA(F$H0fb}Vzkh*5<99!Si+k`@3{9;k!JdAE(MUP)vXdoEF zE-FM>}7i+>uCBq>^Y1JG|0HfAgNP`1p8FGL9LX;X(f`lLXS~2x&&zJu=)q6FYhm z{i7&`4Q<6R0wBt$~w$ujn#CDYgfM;%>D4qr;mghIcTv!1*C720LVm zdP7b!LxCT%p$0>a`Rx;&8++E9RKlm*CLmFsGTAFoqJRx07nr7jofG5PjXiBrJXJ=k zr6TeZ&(aQOdq91=Pv~lIx5A}QOTdY4JxC+MC-*d&xdTH0KM|TN%^+H?2~NFw_MpfN z8&XHC(~M^+2d^2p(#t_w`z9+`BwFEmMkg@wmDFquvUI^~tEAu72^A8ban=@5fWi<| zp%FUvrcjSVP@|aiK)jGxZK5>S4XhX|3XPG6(#&?UDMyu{n}g`~-WJ9(s2pQH;5ex>VY)b|U ztA^P_^lUMxD@HH{3^1YP8&ArRxn*>>7rczHdU`u0TO|I1@x^m#J-tnvTbi$yQ5K^U zY~YCTt=h)ba_NbDBMA;84S$uxV7k@9qIi|tEG`O4uab*97-(C)*DTX1BSJc?(G$Hi z4q+2!YNJEClh(MF)KDrLPX~H#@|uMUq`JFTqC5_Z?H+CcMBfoi>q8-CZU+-o%r5duB?%nRj-rkBK<| z^8|sUsOhRWj7ob8Ce=p4ilO6Lv-E#4@Gd|oZ4Czed~U#nJ@=!ItL2q3I} zUnIPKUkiBszDEtz`;ARK8~b`THq|*BF=N&);yPN+S1551qu&jQgcL+2>rWlUFS+O_ zl8Ww@(aZow0jUA3?2m8Wkx@j>FWW|x8|i8r;rx-TJ`2z&yjVxq>NxfYAh2wN#weSZ z)Eo$#WAXrw>-sWku_blBsHF7j22Fej)3T_b{7P>)Je&ITfKfMeabB%nSBP88B`&Mt ziXRPTyFXPC6pMr`&Cx`B8JBJZ7+<~ehXYVpPo-BeCBDIOA}GI{7!I$T`1C+IX>FI<$7+&IjP&nu z6axLnARE8ti9y{`D16(<**a;}cjs^3#ekN^JoIk`wmV1rQSZTuhJ&@eZ&cGTQIg z5-HoEY9ctRo){i3e_~Gn7uQX@DQ>Bv;<75I_`R{p7FnUrOpIlfcrZla^#jzR{$$vv z2P!7|2NMrEB^q>Cv7nc21EHF}w2kz44i2JewN}_kZB1jj4c!!8A7LP(GflK%qB4=m zNafX=CWuA~@}X5dP;G)WZl**INykgQ#^~j`izz==0C-Y|Y^(Rl?y=EST2j4IQy7sH=PZ zm2E9fi|22#{U(iy+T>3NRnw%UfH%`=jmP*+ccIw8q3y^qoj*b&UXn|+exqX+{%94T zIcA@Qv<2fWUGMY~9R)D7h$Z7ABZ+jKGF|{zZ{w(2^Ll6)gKjloQHw$b?w;)m?qPE$e&w*2kJ1-xq6+DPMp@k4I^;h3E-TV!ho;0Vx|| z9lj@KJUV+MP$}o)vNA~gn-Y6`B0OPw+m$}K?aDBu{`rDeG7*DDQG5-Zm zvttDAxse6RgT-!d3@y~qxLQf53=+4OL*hdgd0Ai(2vj#A24jt~@iGr{FEpGjG$3*m zGb+B|Gj3UpG6-llPL#a17H{%IZU${(nl_sX5rb114GuLG_Pn+ML6vvTh-@Y+?|mtW z8i%#I#NLEMUoR#M!_orNl0@kDlL3!OF6goNNPi+7;L=k~kzoE{Q6PbA6MqNRT;f9s zy&XzWdYCmb#9;O2A|dpo6Nxc#sr46e!U{4?%w(|a0s({6fv#70^&W)rCx1_~iC+%c z&t1i9=Nwb#%{a9#Kl2SWQ2&}*yk?3{$p$*CY@nC#@cBsg|Hi~ zU;HKo$YLuQ9$70v6d0XEhI`CZ%S$alcTA+SDbbXNj&9so7*1Unn+EX~CcM5uZJw%E z!P_>n6VryoK&}l9rHA|KP?<7;O_B_UZGje7gD|nO+5f^m&XAdA%PO<6toIkVM8EDW zB^PZ~d2`cd@S8sB;c`TXDjEzfPbL{szRdFKCUqm{thz~zUpF<~tD7D*P&YSU*@jmq znbauXlWfS0PMGa8LXgTRE?E0Ync?+v`=g_9@>-?cjL`6wr8m`oZ696_s8=Q0=7WQM z{h37HINo!Q?%3(TJCI1*Uc40P!@LihsX)W#EA8oN!CY;(EI^w^-9|~=Yy?M}y^}i7 zFrnKgV5O$5`wuqa^%}Q1L#m!FQ6fIP#>R8o0(1??`l4eN@uaEreRwSn`Sl|Mor8u0 z`xUt7wryl^RBc^gJXI@(ZEXsL0+I)-dgmasm2i_@S@-VT3{BFKVhaqn_aMk|qFBY@ z*1@BaaBEcyx>`aqsFmj}seuI6N&U&Z64mXI?_q=y2W~TFk}H|>S&abt)1w$X z4EA9capGD)G7qFOhN7GlRjzR)0yG3Rh+z#}m?4bxGhu^$6C>CVPaVV8Y7NQZQ3g4Y z$k*QPL`5{ zH+u43N40p0sw$y+oopD@25_gRr={+q3)b|tx2uZjA(V`!qF}WocBT3gsFVG8VTv^~ zT`M#LhN|f%7|9ct!r7IYOkk^<=0Rf|VChCa2RTG2zyq0H%uczdWzg7$TN2P4+SWEG zvNQKp9vCcQAHrIBLZ)0XBZ5N1@-0P5DdncUaK7@Dg{6{SNs5jK{Y!(@@`jex0IYSmnetf>hhDLexa=5SA6DL2NkHkCx#Q4 zQBmFtNwA)EsUO?TNo-; zy+95Uy_X*s^6C0uVX;*@U%(n2Vw8EPg;SX;vyCuTC&)r~cJ-oP4l@fj%v={VTwP!L zdUj2|)f5IL&(mMm*Rus9r;Y5VEM)T)y}g~mFzfm>Qu0|=8I6(Z`uLV7P#!xK&MK2_ z8WoHW1!ZVv1ui(XN@%d$?5jcxSBxe>_)3-EPYq450ZsdeWe6XqR{fP`V!IOqAwFVk zF3#+%ibyX4Z;nq4aO=B{q+x2a{NUm|!or}Y$(AkjjeH5b1N*ov>J=lIlhQ5Is^C!j zm@9o|0H;z#nw>K`!hBUfmPJKYD*#rwFkP6~*N4rLcya6)N8cbiNyk|gKBOafWJiv# zp{_yWwwI1)hu72(HcU?T?cO~wv~qNng_#(~l0y(RzGu9DFvK>FMkmOX%29Va$%9;r@vrSAS;DSYH-v zwRzC_vGIJomUJJDgnxbM^gtf8prqIC^D>0ERqAjRF9*HTSAe(AU8!5W`hp8^?8*fV zJeP&f_R_bmZ*O&7*D;UlEO&gL<2*K3D1{9ImOHO=mN@%9>)hXY!rAVg`SLG+^D7RI(~Iv%O%`i^*%YS6}$W);GUU zFg3Qp`3vVfr%}m7TW7AL)Er73e`|DR`^=u`@wY~1L^2wd6glVq=q7h*&30ekNB0#r z?|bkj#DV$>H@&zg0v$Em%X7lCd3J#3$s++S(N7-4>AI3lhm+2^k;h%Q-DioJ*|WGc zS104+EInk!hv{pHI8K4sufV+r#&y35Pq}Sn_#m5SZY+#U4( z6#q2O%O1~94bOt@)Ke-pBqOuYojwQgtGtTNa-l@--0f72Gt#dEyNN^f%WxKcyyy!= zxeMIaS5%cnE0$DTamoUB{wav~Sx#BmK!&;8qqjE`D$G zsg5&ur5nb-ulZC4R#E6hECS2UYY2Gf=jwx;<1Fy>6~5urwkj2p)>x@kAWGC&<*5Lx z$LKiKKHIueFNIF07eAO7kE)M!v4rtq!Q!)40VxD@GVl2q$n4{TfCJBOLr(&ci#W$n z03z;8#ast1GYbRD&&rkCda?uRjcuRoBg||Y$Hcw=;%#GU!$Iv}DxDawT|T+?f^)WE z>tZ^c>feSLa$-Eo5r6IAXr>mQGSq^-_WYG~E96=BopOKXu)$LjkFS5%;py?TxF?jLflg{Yk{=N{@~V)yhBi4SjtR z0Big70Sany4M!vNVGSg^rXF~_fyiWQCq~9oLnDcSS_%b3_|-uRzAoN@O;>7}M2=$6 z8${P{Zfb5{?|9<zJ6`(a;z=$o!dFJTd~r#Dxo(ItZ3+4yJ82{pZk-w8LZ9le>}3_?HchOk4!#Ag2`Evbut+e}Ln_4dA`3=hr2MCdv+vVR95cIK!C3 z&PT!Ncg^DVcO-jdRhK|1Le7R*?Bd$xG*d6zF=^splv=Z+qE;_*VoO);^5%(DdZ4zh zVdd%zh(G6?--2bGrVG$M$Ju5&?s;$)#*}e88l0lJ#T|1ZrA3tm)$T&~l;~pjRJX=m z5`A6KQr9U5@5^{xCvts7`P@Kn!k(n5qU5&7+uf$Q#lfD2y;M_0!EJ6+#bOfeUWh%H zO{<3AJmgcfxy7~&do?XHKdkR$H1>kF+-zYvE64W?XX85nvl#`G#w8nISF+eRD|g@k zl9edgD~Vib7X%A~S-D>#f_S?aSro4+vvAPjH5h(qx~a1Gg4Nd|_;05q#sh2>&{E=6 z$x7vp@7RGVsM4b`sF>IhY@>29Sinvg6|j-BvLEk~vD?X6i88$stB#q}4lKO|v(CtSCRn`4apnV(mpuG2yk`9DbacUQhi&v-6XLrWe%2H77``kJw!TN;x9f@F z+aKb43jVY3Gmqi>6CiATFTkIV?|~5CX%M2V%wzQZ4G^}zc6jo|?|Yih$Pa*Tqsdf@ z_D^uzc3uuUzaPA`GpGCvmv;UMehk+|4qIOdjIs|*)K`h0(Z`9XkpbFyJM^XU*yYTSzWvbG z2!86T#?R=h)A~$a{Sxi;S3>$29_QSIhVP3w$Mz=p%|jZ0>+uh!9W(ewOtmgF9?e7V z)!-w)c_zX4L*oHt{Pz$6o>eWh2L*)kondVMa>E7FA;v0AN8pxK^>_;PFJyEobDDF~fIF_nJ{-0&hsrM31XC79fJalOP zTJaY__Mq*-nE2?pX3ALv6_A`ttCWwjfBuI`Jk&4)6aICu!InLB)bZsx@)ECQI$qEt;lVHAL0>z=fxn9odXw5OEp7>OL*md19ZI-2mzvjI2j> zG<7YgXByf0M)SV;O7l6O)__{_M6H&r)pDnSvQWt#-`A++;8JpPL9GCF&J&%-9gpg0 zY6;%n;O)|Ux6x?~l;*@I$}i}3boYKODz68vW3&a$KNspOJ_ zhmTC{nA*AQL}Sm?j!Tly?BBbyDn`tqBU8zm8>f6cDT=8 zg8wS)!$+1Jan3D&`r@5ct%seemP1ZW3qntBb&kyZ;ukaVvS-7T!hw(?nTb?w zowLMcik8e7SQ?p${^G^dKh!YoOqtR?_vxdlXPoHI>Lc^DMD%!ZRK>Xb*`ui?E@^W- z+B{9uR=Q!ipAWG68Mpk~AEcdUq4-&aS>|D8lSk}tKYV1_@t30# zr<>?MbYy1o@DauzrRyeNG8}HH4tMlNvDoO3dW7E(`%Ay55S_N=W{ErOhq(7k+;5b) z1B1A0j2{DAern&;{xAKaM1`?09}jG>|L_s=96n;d@wC&Sa&Ou3d7_7PY01Gr`fv0# z+j0TBACIV5_;&X&zH}(=QnI}?vNj$-`lYlm2WOXKX6?llO}gh6J)uhf-c(iNRD9mE zN0Sl3EkQX^xI(eB@lEYtQmT3brA7J&v_fe48{tkl=N3LbWAle44#11zg zt~XHc%ndUKwC!&=dcdU9x5Hmys?9Ml{=1#7#qKsv?WLd>z> ze?@DRj>U9eez)lO4gME3(Op!r4!Km+LU&2UQK%@|M0aV$+v(m+H+0w0^9P*i%q=O} z^4EYBJqWw#8q%GL4=Q>Ezy*1qIB`d2#T_MjnUzYp}}(l8WFU!NuPK+L$eqcB63w@`I-UrRHmzzW z(;?CHM$t4MHc_I7v?#(`NlSb}xGop2_2iQ9KB2?QR&z5Cm{@BfcaA$%o5}fQ5n3xk zdp)5qdqQtxO1|vA4-6voeP+qiBGfEG_j^K5dqNV@(|$;k6gpu=?>SHCL{R92FSHi? z?h3@&ah6I*ry_S$npQ+~nW$bv^Q?&64Ti{_8E4TWjP7OPr(i99?lkL!61>a^I#st* z@;XtkQa|Z&U1zwezru)L7x7a6dg{AHgp{4{^Mr2kge3L1L_9lR!8qL|LKjGUzUK+u ze%o1w#gpLJ;j`>38QK$^TIgZMhDNm@Z zz?85tMz5^kZZJv4e2hY;i;yzJ1D??7o{&WE^a9TiY$n}JBGf8|IN=Fx@`MJM@J%Kp zWz0=l$8}CsjO4G2j<<`BESA5NUB0e$3{=-Jo4&4f>`*$su64v0evQ;83RDv_wh$|! zzBj$_UYnX+IL6F-QZr|rMK3Yo^9tET^HG)N5ibt&3QfCKNWpp1kwxy@xo|G)@dA;P z?SoS!H$s`IoqNpkU*rZyO+84Nr|aS?H9ZNKk21bEdEI^wG!Z`w0D=X zsqto=Q|^b2i$7k(Vb$-+PDyN>?Jba0P^}f{y^;(4J&}}K{+fje#+fj3N_hJw3e`0T< z+8LW?H>>(S=e2BS^%T_a_Dz@Z!J8vr-Au&2Iyz@%d)KB9uGhGF9Ub; zodML-WczfG?L;2Y`wHCjP(bpFSV`Z zBDXUrc&sQ_|ND#GYj@oj(Eo{IcW2lb$MWEAFUg782Z0KU{#}W?zwy0y1%mkc9QUT7 zX!**zt(&g7y#4acmtQ`)E5PuMQg+;Fe zrmKgf)LdG0d1GBr{F7x=`=-mV6Pu+4J5v+5KV|@TRpDS>ec4#7Yh#nMp|`8sNoB`I zXTK6n9i`pJgRpt7#~yQ6nY};p3b`3hzCQFe`0~VUOX}6{dsjP;mCAhAuIVk@vNPJ+ zbFB7D*Ij@e+)CE$(^ftnKp@9t`rEb@K|UR4)Pwxoji4p*(K=6h@OFX!ciyV3lB5qJ z(jFY!sLpC}HYaxT`)6|>9gat!8O)A!dpoic;^>k)!L+Ot8pSH5-rEo_d$py%nB2j`qKx+79g5hNYi=U+ZQ|)* z!o1G`lmZC&$o*Cd}Mb^oSn!m?fdFWR`DMl)i#%?f@v;e5ie(RNUUu2$dIg}dg3G&LH!l0?~ z1GMf}RG(+a1p!ubrewqf@&QNpmFrtpd#*aqRqwghc&-M|b-w4iKqubZ%7E5%aem0w@QqE0td zsJxe5O0BZw{0&}OZ&znKI-=qD__b<S?p+S)X&Dnqhu~&95x0Oj_hwE zPUCP=Kb&rwZzC$?iv_g@$+{tuu$~#+lwI`vSEG{Ptk5lK_!aEu5WI9ilhLg#0dOurSP9}FU+G|Y% zmk?%)3zro%tv38!jg=2M<*e41%lRIMOLMPQ=WF}!Ml~#Y5a54~qtMb)sn1{(!s_d7 zv~&PD%;C{NKmr3Q+n?t<9~ELwUuH{%`&6681C^wqw2^iLYU8buh>h0l*3HN^HPGnW zgnYwweY{(Uja{vcVx-lL$u>6FmDrTPfG9w)M-O=krl+)tR)3#^4#iXtiUVvoZB(wC zvXQ|q*QWTJk8P|yBC+wg!{PsKUt;|}eTT(9)jVclm-}|HB=0>1*f75jzIyz~!yjHQ zI2-VzxGektZiL4yjl%0K6vyDU_1z48l&3z*8huy6ZR>jkYe{S`%|kvuWwLXpS~Z4_!_}?X`b}Dk)U0;c_E)Z?%#(> zuYT|?dOp4jLwqlRFQ5H3hxi)swlkl;9U;Cf_%(V2H0B zl{a7fJ{sb?8GN;Q^gSHn`zZJx$iw$!h_4roNWO4c|7mCQ+yTC?SPhP$9S5Imgq7NZ1Y-v%?)|!uNBaGu*TBGvU5I ztPda9kk33O+%rS^dYc{RaS*9*Ietdpg&}<(SmZc-k!l{JkGnnW_?^|FzAL0Y&V7u& znAW#iE0{n>_D?9Q=Al0RHi!6nmgfKNaSQnHH)iC&3BC)BN9&^ZTCLBJ<}X8g3Y>XN zl7@h@(^0GmSzz zWC@}(hqsV7SZzf%m#=YE$Mq?d=}=Z56*VUP7hor(~>!lE+#c_BKt*ZB{>V+@AR zocEt7zKRRdS<3u}-#rHDl|B)!D5ybt(8up2gBUh8{u9MllR-Ma&hwurayLk4>F}SZ zb4rMQicf@#-&F?X7l-JlhUoY(%6g(WYbhwtU7G$A#o2N}IvN-2iQ;RsAl+UWV*E}I z(fM_<|3q!m*U9F9a|C`zi)PY$ zsFxdO%|k!O;N<5VfZx^fdrtF^ejR?Kvk&KYwKr;ixA^Bcf2{pXNhR8gd$phIHwH)H6@P{EbM2?4D^b7knpncG6+h~;_A7l09PSEc{FHp9_x=6_ z!e8aco^ZI8zuFlK@Go@UqWvnoMGnu>^YxwLd|3Orj#Y{J^k9H~s`J+Ye~t4`+ONV} z;`}r~Kh62I_P2_@)1A_Y3Xkhgl_>A0YQIX~84h=SLd2;RdaZMr_H%8i66Louz`xY~ zZrQvTQ6DY`mWuS3%XzPx&HbR+T27)MCi&{M316q0_Z{K2aeq-sNr#t{G#2X;$`x2b zQmCB8BaI&6Re>FeY;ttKf7#(J7%3)usmKe!ymkq&Sj$5SA6OVtsFN%Sc?`j*sAV8U z3@!jETwv)(qwGbW5Xvm~D73ZEV<9|K>ct&RGRr#38(h#)IDaX};|aZ1%3Z#Z?{`bv z)mlE`YLv&)4##0VA>6FtRT`!>+@;|`4d1QdJ%rH1a!vSG8vj)dpVjb38Xh9-RP(e* zvw8;+L8W33PRO2=kUd(Y#X(I0#MqK!ZQ|K-5;DGoO&Y=}{vHh(f6@~g?$mI%hJU2t zEgHT{!}n|W5e=Cx>iL3(U(xWNH2gOWf2kpl8zq0GhNo(Hv4%Yw4r_RuhHS4WcT~g2 zH2j8!-`DV$8b;B6kbjF{TFE1s$mBq1~J>T|5^>FG`x`z zh4oJDze~dhH2gdvhIQP2&v3t?;SV(A`VPNmpV9tO*pPfR8or(o!?FhLZ_#iQA%uhcN1;e>|!2roiDYX6^Tc%Oz})bJP~ z)>i&O`@g5*&o%rtAqJ1-m?APhOEi3=h8JnLQNt}74rw?-xXy9jqWxU&p`ODU{+Wgk zYl!S|B28*6%ywZh{fI*?A?opRLeyLKJFJ&$2~iIl2~poR5~5yp5u*M`JC1s?oqp7Z zBq7TG7$M5}Bq7T4K0=h+{e&o=?<9N!&e|e8$8qi=MESax5as9rLX?+>2vIH`B}D!| zMu>cVoDli=Z9?S3vxKno4+&w<EU=3ZcH?}3@G3&sZ<~hO z31PehXIjHCLfAE{;UppKd%cGH2w~@&HQY}Kd*7kqI|*U;cWd~5LfC&=!@CHP z4z5c$Rvz?olvM~M7-mJs>G^-$(daTE~wv4jx$v5FA+&_oEk z_YlJF(!aspd+CRr-$u9$<&zM0<$Dg=Q~ER5@oD;Dzker$-J~Cby%rY04?8U`xKMEXBSh;%?e8K)ek8S@r=v4pWIP4={q!S$?$UIw+e`V?{znOsU*FdL?-C;4q+CJ% z1^SVH{J50ysU}1|o~Qk*36Y=vhH>1PgUbqD>0F$KwRIP$dnaD`T%3E;$SiC(XBlA& zKIu$Y=i>C?l$DYv+*)*oScUvFe}Ed8^7-T>T%pgbUuwv34Z1H&Bw1AzXISJ@oT|vBYum4I}N{DoZqAGj<^V?3(Vj&k0twO zZrGb#j*zNwY7S2%nupU;n0saLp9Oz0;4(m-s8ZwsChlmC2?B{<6=rcZaN*;o85bDHO|sB=1MtWzg!d7ew5&goI|>XZ;$ z-eB^j$39y{$?ua>Mr?V5$uH0INmM-5sVvMzeYQr;-pIhEyA%30^lh`rRw zF?M_nCKz8;CRm52aO%a3I{6~Gw-tS^UjeX;8n+YZ*g(*c)B?JE)9r!_C73zW33k4I7e_KhFK=^Hq?2M{40 zJc^L$x<bk|DE4dmMhHGJw3AK^$QVSje)4=gVUYoIXVv*uvw2 zEl%tc>|wFB(j>O%(Y64jEof!m7QWB7#UWibo_>|KIEuQU$_L6k>%)nCa@LnB8z={; z4>SCKyNb!PD3gp?qmXgDVE)yDP<3~BT{0dYb#;$ z*l$QnF_q-0M2pwpe4YL3d>quQg8TsQQDEkzPwW*>Z)$ta)|$BE6s; z<}1b3q%&WbuOw^I$-c-A^OfSN6A{%1K8!02tiE109eC?4A2v{$eJEO6jg2Od6< zYn>&pkeb;g=c|)st#od^HvgRR@GSUeX2CB>=hMS;3#arst>qk};Z#=o;nL@Y+NZSU z%-?vv>xstxpxi5;smU-8%h|9h%tHwCuodPZ>txt)m?Edc^yU08^UJba&vte$PcdGC zk*Yb(nDDUpr;;Cep`|uB7E|^(mpUesEaU4-6(>I&$UpNvxK zmKAxY`wVGAyq*D8ghb4fP%XD=hhNyf=Z1@KnAtaVVEehnPh5OpX8#Mx1+DH<_AW)w z2K`e9UeJBbjHPiVS#yKeMt=5IwCzSGTJjtB98fx_k5V%?&KzXi2^k~h$2zF^1twoS zSaZW-X?25f4C_LgFi%BK@5LZgj#z#U%rY;!AviBmWkI#Qs*a9{ec6j0R_D?pB%G-` z`zSXaFf zb6i+7c;;+a4{F?vsBz$xJVJkSlht}`q<9*rJ_8#yo@!)o2p z8>hgxGzxwhG3r<#eClNQGs%Y!*4#9c+%vaFAOGMyQlJQ@BWXx z&}G$LwrBa$%CwnvMwFkM;lF)GQhZcW{0o*yD<#U3Nc-_pq;>CsqevO+6jLtgL&}go zD`ok^)i#!}x!xBJdkU*@Q;Y#@yrgi+T!{twBquLX>r>)pT<&6A4w|^kf9-LRwKf%( z!=4=wmx#pW_^j4AQQL3DfUBiqjYB!sm@OYHd&nABo;a{fS@y7PfE@B{1AAcfzqMd% zc_2nTv&ATWn%Z-K|898{E40OUvD-Sw2|PGId3yx=i~j;x@BHKsfC=X(e+wY`1-=bF zyNl#VakLzmy?EE_ouB+~6n>mM=KSQZm%>w0_)Ua}^ON~<(?37?5AoVO`YkF^*Iqvd zCVhVLoeZpL3&M%Mg$(BW4pBZG?`(_tqSz^xLl>PnmzIFzS8g$IrM(3&77(otK7Og->)>Ra8U_VQNQ%ISTa_*@qa3!jx7HM~9TtTnbXPjj`xwA=afVr1xVr{P zs^DR(g?mYND!xPBx6mD_;4X&3eRLO8{3GkmO>`Gk^b>z8-6c-+W~O03H$u*>D0~Mu zDpqVmF)sXL(w&MX#_2tDM=Cx}TfLv|f{J^n?=am(6?f46A-YQ{)-if_(_LEe9_slR z-8eqGo}Q1t9{T6~HPYrj2DI}CV&YDJ8p!!OL3bacQyqQHN?3U{LU(Jyq_*U^)7$`A zC9Jis;!Rf#BFSKqy^(h&t9ua}cd5%@BX{n?7Eb1K<>z5%m)k+q$9V4a8-P%vy;?Nu zRKAE5y6Qu#v%%?3UrR0tFR8=JRy_xcfk_3Bsj6Uj#yjRzz9|C#TO}lZ9^g*j@9B7} z7v~95-l}!%RB^t+i*w~)z>4k%L`RM2c+S)D0WTi+GTk50=Vv3}|3Erj?qE^3r@Paq z!lWwl_j*FNP~E+r(87D6*!`UNDY%&A>6j<@IV0#Sd>=WFNgTU zi3mT~aHsF~xSldxRWKr%*c$Wf*~+ids=RMYedXa!^Mrd9`=5D2??Cp0Nt@oO{1foI z{J6phl_N8hP-#S$B^6R>#0zOTxZT%_kjkJYPw4fY5LJT73+Z+m`%+72mnU?oC&X=6 zVDf~jnI`V}G12>kC)DK$i6OfD=;4BS$NjJfonR!U=OSp8rVneObX6;i116GilzR1J z4EQ4^;OceED&yT%-AF4LFOQXHOI3M3BlmL&XFeIGxtUaj^YdUhKM#g;A{dVG>Trw~ zwTWNDyD@}?20%jimKQ=SYHF{fBo+;%WPMbdP^H9pbqL0b5Z=o)yh}p(s@RGfR8<<@ z6%65B!4Te~L&&NSj5nifWxTtb%3ssaPf7^Q5<(wCkVrqNRU#f=WIUc1u1^ZrUwZL) z-irsDX)vjz?W|%?;dzsbaDtoTz7S=vfCjMoaT@Gb#tu&9GgNyP3~FlL^IiyN6_}F# zq+(J!&>}2gIcTti&P98w%+ufrJ%CIBlP7d0g?RS132D106!V1S1Fe`ZbRP}C+ZT+` zdpx0TPv}=D{b2G!+DbnU0XN5yf5#IV&_d}dZjl3%wpulB2y_Rv7x_~SVfO~naWS3K zrz0jRi8lmw+z`}pldt1%7!PiFH1UXgIzAZG@j*|=D#qhOz7FnebRV|j@i9-w!$BPn z2X#E+>v#s@?l-M?{4Y<(H$5F6qCLLp=@5H-+t+cN@j79}V+D$tvd4*_juSy0&-*%_ zV++KxW9)IAr(;2(skai31v0e4q36|N4>bs6uUq*OMBQB}I#j-V*3+>vsAFYN$7=0` zj=2@k!A}@WJbvZr*yQPW1MRWN(;@cg@O69wMatc2#p5z0PT6B;P{+=oj6IF7kA6fDI)>u;chpMDhdmvmo(_q}Xi&#>zK#uy z=0Qux4?G{h1L2+(b0>%aidU}hea&fUKa-wo^vCitMyVxWfuU1*3sk@w0 z?q(~;kAocN9{k+tJ3N(XtukA+o>eYgOj6{|F=s&mCvBChsQIHJx>`gZqNwnGRP*Bc zgm2K4pBJvr30GOAF~jG*IE&EdwNSG9dTRcHiDdP1TIFHw%{mLe#*%itn7uHc#rV0? z=X+|8n|M158>#5!5NDsq`LfT+?+DzvB|)7BJkGf#dW7OE+)mCVAIFN(HAq{<5?<&~VI zxL*;`OCjz~|B#}>`xVWLf#_!$0M`H<=S{+OItEB8Dc|t|Kyu0CO^E7PBDh>-rYYT? z(9eTHKlg=_Y;4L9oDsUs6Dpgdvs+EQ%I0_>-Abdih)^p8-RZycgjzhI=UDYy=IA_C zI$E@j>zqoSWAE-19az8igW<#sK&v-(O#_-%7Iqvc&Ll~J0CMs}Q9{M_lccsf4o2Tsao{lNLvp8JF-0Yx3g zF#UZ`@Ch$)N%<4O!2iJnUR^~sPibnl`fJPp<3-UQU@7JThKbtZMaC{KdQp=QUi6|? z`4;Lt0|icfYv)dH^MuYQHMw}2Vlo+WoK^UYQsu=g1K*Q4?!}@*W$Im?j*C4VKV=47 ztc5ZvQ!g%61p}G-r_|XiI@FTEH#{A^o(?Iuy;=xM2K<`Gof4s?jKlPdCp2Y*oKq^m z;J#D1&J(WH_<%^2mv8eTA@^5M#JF8aG`z`HFR_&om;~lI%o7C@U zDte=zF+PQ~l6)}fPOnAdu2Nc9W-?PkC@eFXDIpYT@0bd~ct@N{IcSc{oTd@J-c#AG zRi>5k+O>|IDq5Sh7el>2W!CSubbQ*=vD=H*AVL6>j+RsTb5^u>SVI5e3BAJ;T11n+ z!xt)INcUJmOYm)&GQd5a&_7Z0J-*NvXw+jO)XGRqzr_U=R? zoiBf_sW1S)%6ESwAsmzte(i&@`JRzPp2PTti zi|0U#d$R~liqN+`p_{c(TGf-Awb0J0M`<17O;&Mn+Py_nky3hZ)81WbwZ?d}&f>dR z(j1-{8ispBK_zSRn|IlRn}^QJ9AYo zX@eWD4&T+(K{b(&YOgl9@#^r6H{+c88Dvk<$BUj~1l$Gg>np0tq7_Rjt~h0ZJ0Hzk zMKyCwHz6=*z)PvQ9vZ_X+zaLdYgEf;UcDqarW(~znXI7;Z4qor|Q z7TzrAJG+Fp40m>w`1g60|4y&>vhU?u;8qqjE`Fc75UeVApI5biNmm5z)U%DTj1k zp#7+?@)(FH1^n!t`Gld7H_*^eD0YWS%zU^I%;&2LIL#Vi8OXkM?u!$LDhj$aIWOWA`u&ha2{9)_OQc;PWO0a`KB^9Ul&%`K(pIsnyWL z)A*Nbypc2cyHw-P(~zSjJ{;okG3hh$oDCYi>>&9V{jXDAIk|z(JG7szEuVKP;Qjxf za;{8a>}<;8YxRfajK0~RDK`fGPdN|f$8V#Y^W93sSs1~8cLuKuT|5W{KX;akbe#T+ zw~b{+hcfZu+QC#hFQ_{)9FDnY%y2E(YtLU< zx3X>hXtdo77wss6;ao?iTQ ztf_Bpn4H{ZZsL3OcYOV>E&$}g3;(t2|ES?)H~l@PZ~DXSez||%^?xL7<=UEZI=hH1bjK- z4mGUn=m=sz5Otx@7QHtI^SP+oxhilC-7#P;3t*nga}D6n^56~@o&D-ZQp9HOYCmHrsJAT?bmEww+`towG8ufOQK_U`|e%Z ztljOqI(BVp-?ckO;!8z=FkXekyNZ1YJB-ckO8XouK2H{_>lkycWPHBZy=m3?t1jPq zm&6d4`K5MG-m*J*`Qk@Q!nyZg4(3Zam?v{E&y~1CYjVoQ4RZvW3YL!#0-IZo9?r}A z&AhxP6gH&yPF!P{tM^k18{+*tV9(Eq?~fEV#JeAN9_I4iqp%^~W5DLd;d=@j;(a+U z?{v9n2=RVFu$w}4?h4$h_CO(E>Z@?sy&i+v_9_QkpGP3Ld@@XZ=sQLUn_v%#*?TvNqjjKD}mE5%lzo6Xl zdEu7j=V0!ipVNXoM%0G_@p(3v>xEpd`xdy-@~ehctXi@9yw&H`ox3fd z<0}ii`WnE0X93!^zrQPh`#Eu;TUBqb%yYSDrMrLKdxEk*s&v!AdUtyjNONwr&XO!^CeJVjjU8YJ9;VBiP&4(bw4}S0H-#a}w7&n(0prbjIrS zdj-b%Mch zz5#z*tiEeBtuEW7#1&%$xKp$xH6GuQPUzsYz#35?Np-N(tG|CZQ)e9Y-nFHqWa@QT zG>@HnCl>2gw6<7lDvjg{V;d7b5>Ly~%T^j;Z4)^Qi(TBf&ydE^$iNMTV(^&CnbhbA zBdAioex!dC_wh6U54r3hFRxd zhgs*}hgsL464R@K;Pt1XbRvsVx>?KTZ8PDo_iNz{u zbB8W{eygDpx>bjBIERQ;4=`x_VjeCN(SGgpmfXR^&g$F24e}!JS?2U@ocKUQ);S6 z>JCT{x`Wa9Y+H;OZ5gX;OGlfhZjEhtWWQCoI>V(I-_vwUb1M;47xbcbjSu%{RP-ma z=*mot1x0gMxgdRlGQR1`>U31R3(RSo^-5D9+Uk6IQgx5FhCLqrEs6L5vs^sr2~7;V zM4HAG)yu-Q#e#N;p)#?-)xDglk(=8F(kMy1U^|r^2b>sJp`xy!j5&T?9hXr63u*Y$ zV8*gLF&rNgNt7Dzw0crZakWZ`Bn#JotNRV02-hqmMC?mQuTrkmA^->iLuXy!I z-(}@3(ry|S<|D6B_PYzex9~fQ{Ff&i*|lB=bdjXcH|(oln^O1Bi#^&VQ2=rV0%)tH z_41kyx%8U??VYhr?TKCJcIk^{Gij7@WdfB~EQY3>B}X&aS~mVfiU3T@(NCbXc|I!( z+IqY5MvQ@?XoZ_NLHG2usa!CoS}j4^S*{RPn%g(&oH8;O3X5r4bVJhHR&Uo`w6Pq7 zSkXo6VPSIbDOb_9|x?yTC4U;rkUPV*(uJa6TWmSw#kq$VU8BP25&|{peN3B-Qm^Kr{ zH5^Hsrixav4J8&)tpkP~-~Bv=pS~YD=U!>Pg`e%N>a$Nm<6F7ebk_K^oV%(|Mq`|3i_6L6_@;I?xz|dw z(wCEllhIBV-U&aRIr+fd3A5RgI~Hc6ef1HgX z^MB+DZgZO|a%}edWS7?(my_lD?}EnN0<+bzFwN{(frxx`ak93TyHD&oXv=<1XeGBr z-fnWy-*rRXCuhZQ+C=`=q{82^1(L(v zR$loR3k2!hh2_y}o91G}xVPgAPT8I1(Y3s73#)A9*w>=v*!Q*4EE`H}?YMAfn6^_6 z?PT_SoiCRY&q<$_qw|iF(75|-wzzOdnoV<7j_(=H#&-Z_GYTe+E1Q_iIxF$kAnvT( zF+T3B#FSmdINGjxc4c!>+3$vng#`s_A0LzPiraB zX9m&>+KOwwcO<@0z6qyK&3Sp@lk~*Zew$b(~V?U}d76gOwH49IPy7 z_*mLVuN~&IUwC=L77V|{3(!s`7+$8Z1#{NjY+`u*+^1pbG+1BE@^7%&((6mUT${Zr z9^|za)_s1qC+ZcDT_t?1T_t?1T_t?1T_sSd0xSD|h(fWJGeZ<>wJt=l);oNPwR9Rp z=4};1Yp=e9YA*O<$j9ZZdikU_v*hEWg0Eq1y!{Tw$4mL=+ZiiFn9^I(3URjeb|ppz zQX@mSsn?RgN@q?fCoa&`>cq+0H(zbrNbVYTu)xf=pd94twU&mtHf!P&=w9uGTeCbE zRAY1Gww5Xhfmif?N_1Nvc)Jv)`ir7rO8CW@Pxn{pEL{G#^FD)$jJ3w-lkAmCgZ0*~ z4Z>SBHwf<)m_c|iBgKFNi5(L|eW{VbQ4DUx9pAAdlh~!kHyV?Pj|?UBkVm0%F=_59 z)+#V&a#r?_4i9rn!OEuYj+OCjHj~;hkqv4Y#3tti#$d1Z!3SI1I_(r`frgMEwpq(_ zCjOI8PWb^0^O45q4fx@^rdQD0pzP*BJq6p{px19U;D27-%gS^keuw0lytC z@9?$fI)?Aj5MOo{zHf*4-U+_Nz?sMB`*$GhaCsMSzHke`Wb+*ZU!ze5X!I=&@fCoO zkFPPr*D?#=))3##;LB&f$q?Tov+%tu#K*&c^2P7NAwJ$6d?HVJ`H3I?y!x>m6~%nb zMRur{=gT3!wU}(0uf51%_`Vh5YeC`ts!}2U4d4F?@$m@EmOOm;6e1A6UhsV~4GZM*Pf&3yX45#qZFeEH&cJjD0TS@e~me%ayj0Kk0u&JOVvl;@8h?@qP#HG(gn zzN z5YqP&^l@xq9`fS`goX|T@KEhg>PSouLXSh%JZQR-}T_jS6&_r@jWz)J~>|rb}-|~2%^sNf<6;$URAMg-ZTVKm8e190?yBT~N z^Mrd{i0`Z5J1r02fe_yh!Iv-JJ{;n!#eq7tdGviY#McPE-aLGN7vg*OEc*U6#P=Zh z@{NmULVVu^Up~9=$XeUZXD!N~A4@}g1K>L=PdZvceEY$7ULL+i@Y(hJ(nG2}Vf)g9 zpQ-0NL;4&pZ!;FJU!AhV~Qi+4Uoh@-jAGmFFP{oBHvakiJuq zX$OoF@EIrPFUHNV@4iUg*G@MdLn{ZL9qxDk%yE8*F*WPaPW()`%R>4Np;I8Ad5pd@ zLi&!~=Qxj|Pocgven#KRET(1vc&R`y+uP&tT=Fea~LdS2!($}Q*nYy^-O^$O0 z#%$)HKK|N6d>3EkI5!z4%|pH`z=t8~m?3=;d>0yz=A$>I^%>F$@Lg)9gX!gy03ZIm zXW(VDYH5;S%pw9M}$-|9FIpzq%e{1f<5ABvBJiFA0+;y-qr zFQKn6kI`rR2HN-n=Vvb)JR!bTv%T=!F(KU!k^TaQ>GGcfTm$boJjql&#!AW;#b_qT zUnKkw8Fp{9WB7|h{Aet#CyJ44P#-Fh^+aK%Al))J_@bD+2kBM@3%x8v$K=v_qPUSD zC|_<-sef*Wj!BdCM4gHd-747Ni#qc{bW9qoCyJ5~44);#f1;oU=|Nu6ijiwj z-s(WW7IjV!(NFhN zl8{7BAV5q42BH!KDpalDP!VEP)M~HVB4X8|mDZt7wNP6Jux;AgYn@tAX;otNd!Du4 zz0ck|iQ3-#{eJ&`|GOdQ+3$Ma^{%zvHSD$5UIS+-#IB$^*~dRQ#>8DvMST2-kKfnF z@9X3D^YQ!n`2BtS{yzQyAAf+4KhVb?=;NQ_f;ac@dx?%r}_A&`S_>% z_^12$gMIwLKK>9Ne~6Di)W;v{;}7%khxz!!ef;4*{sQa? z@kjgkqka4_KK>XV{|q1h3?KhYAOB1rf2@x`7A=J7FEjxIs#3AUvN^e0(^ZNVCVhpb zt99R*^ma{Ogx}Z|RA>40qci5Zf@-{vKif=}X_?13>m5*QL z<5&Cm)js}3KEA(we4Xyk#d^7X!-`!&<)<%> zF>x1E^@=SJ+jD*+&&2zSyT(wjJB6e#75QHSGx2_MjnI73WvT>qr_k(qWa52OUZX3sMd?-QSU_}x?*lu;jB_DsAloa&*|)I<-Ru6Q^Z z@jp;K=HZ{BUh?oy)ngV&g4lbI`q0BaO@)H){5V}@ z3vI$5tOj`aL(~`#f2b<*@Q0}d9(uU4zb_hnBh-~1|0C6RJ@hEG-$Rd9FL>xN>JLKC z)%HC@z2~9NRG$d_J+eeU7@rLr+u>3e9?+i7)>@6Pi7(Of^OQMrb~{GgYyAOK4Ny&Q*W+ z&{I`PoJlWx8kuUE$`QJ^rl+gZg&wEr5_PuF5lzof(}gznov9Xh__I`<(0migRI}CP zLYweP)i$9`{LWK13*Ar4&ruHuJw(%G>K8(r`m<2+2tbxsKB+S?qRs<&NSA8*0@X9# zoxUY%pwK3N=Bo)p8-0t^`5t<)s`1bls!c+FOY1LJ-xb=#zd}7IbRW%Ms+50wj{%Kp z0M{`))5$!`ubnAmzMU*&()*mk!X=YRCy(N4=(^~f>ITdS#RNie9_e%DYtS?Mw+4SrwgZPmsO*oydg69-_@62)|++p(=#ut+7WaNZX3>9a z>bEJHG1?T(7;TECYqBN zN$7u`_`iq<|M;)y|C>TzC-iMZ$n%|o;bjsdmSUfQ{f|-Xwca8-T*_S0w5-b)h6J$EbuNGuJlIAx%;^l%{ z1g{s|DR_tA4+I|-d`9p;1(~1J_nBY@@`H3w!9Icof(rzf2{Iokzfthpf_Dr4RPZIi zqk?>Aqrbli2JntUI!*9Q!Nr2h1uqfYEVx7PyMp%$J}vkw!QTsVt~kSq$2$ixSCDf# zNskgdM{v5}1%k^3*9u-C_-(;mg5ML|C-@UVz8f)|-wD1W$Rm2`9>BW+F)WxTI81Q7 zV6h-iwx#@qg3ATh3i92C{BH~1Kt%tX?=*COMDPh>qEasj{aeBJ1nGzJNkn|IBCw9Y_g3vPs7YWu1HW2a2@d}}L2;L^RSCFTo2Qrj;M(E!N{+Hl;#4M%Sg-%9= zWIS>O`Hm4lWgH`Pk>G412JAUEjPk1l*AP)@Hw%5e;2nbhLByxFM}>Y?@HN5T6Y(kS zuR`;5X6om{W@0uGpUV0RJxXx0;51@iv|mCm6TC$5a$r zp$`Z?FL*?d2bl)&Y2}#EUkHX#_ZXi(f&+<@P|k%e6r3ZtRIr9vi1|)JUn$6Q%BhcM zlM#7bc3=v|GKGFY@QC0$f*%mi#X}?2_)8P)BREX(4B|Abj}W>{aH(Lu;5uRn=6MKx zli>FReAByg1;r=lf!#Lw+kktO{Sf41^W{5X<>xW69s1pUMN^itWc^^ z=uLvx3GNa6KCu$d8=-$L_=@10f`1`aqdy{aN;+u9OYn5Tk;G+66$m|B@It{=f@_F1 zXxD|lUT}}#KEX$cE0lUx=vM{b6pX{Oi1A1zu0%T}^yz|U3C38Rh#T=fAoS~kZwqn`d0-RvAQL)_XENi}M{po<3)&~43kAyr7Z9(+ z+&H0|1h)!aOWdZ^cZI%R@JYeviB~E0y3lV69wT0ZcnKZO2F-X04kTWScnMu7SSGlD zxC8MLx=C=W;I+i-5ig;3w@#BO2NwnHxnOF>UyE~2<{Vnl=vXpC!t>z{IlR+i4UPaC3I>p(6Cc)!T!XD z@qQ!pB*9X_C4#F2FBjZGd{n6$guX*?pWsgg4+;KW@UMcO3&!CEI&c8}U?SqxUvRYG zc;e$qO%r;aU{r85@d>>53Vn@WtKhwYKNfsW@O8m9;!l-&U+B*TyXBeq^cEZ}I9_nR zU^($grB(}lx!^T|t%COo{#fvJ!8YR42w&*W1-s!RkIpB-!Ghxj=L_O>LIr+q=IQcX z4B4#T*CNCe8DBsjV+3hDJI4|6tSBI&4V+3u9WN!K?9L-1Z_0^?OO$w$nZ(TZlqS-B zm1-gON570XQ06QRLOVlxuu``XhnaO^?4R!?J=(0_Vn6#J>9Huc#Iuw-M9fG3n>YdU zvxyTiKb$xT{as=q=ARR%;Ku@=_ghr{lsNv{xSOz+exoL`iU!%e&TARpST9; zCtiZ|6W1aA#Ac+Qcp1`9+<^2GHzNJSO-Mg+3(`-#66q)6xu-Z@aTU@}yawqfUW@b- zcPJGhUXSz>Z$$cuHzEDRn~{FvZls@h3(`-#73nA5j`S1nK>CSyA^pU=k$xiD(-z{r zNI&s@q@Vahq@VZz(ocL4=_fvf^b;RO`iYMs{lo)EKk;#-pZEmQPy8v;Pkhp>4`BV^ z#qy0|2aSnD{G8Kgmju&e?%NaI>U@B5=W5E!gF769I?Auw?-@= z-P5e+CQc>Y%dA%;mXgjhuJp-|hbbs`h1)GQi&A2A9 zg)}0)S#T?Huu@kGZYQF?-5|J=IMR%R5^p0t8vQuIdx&S4aZci1(qom{FZc-YEWGat z9wg=~^_1YV#0h2{Jn<0eiDv%>;%lTQ;eAK2jaaDEp9J3`PQmkB@E8&G`MBUGMAYlg z1eFE41o#PiL#G;sv!3y}YU&|f5B4X66C+&JYog%U$C55iToFg604E_f^|f+Cwklz*hCub%B6xW#1+VY z!L7uV$bZ4@#MQ`u!JWi4$bZ4xh?gM$1@9rQL;efyB{n1f1s@?^X67yt50c)1{1<$d zxDoj;c!;n@?Y>RBHFR{1dkD~LjDVWLc9j~FR0iaT#Nh{OeF3= z{tKoPuSfn1<`8d0{tHHkHzEH82N7>Z{tJ#E?neF#jw9ZJ{1+@B-irJeoJzbM`7c;X zyaV|!IFEQ2@?Wr=csKH2FiJ!_S}RybychW|*hIV^`7hW){2}sRa4Ycvmv{jAFZc-Yapb??LE;n0f5B&oKSllv9wI)8{1<$U z_%!lgupco_DLrnVi2gO{6nQRmQ|d|5X?R~FW+?S8F$?`xVt0)H2Z24&zbE!m>I`BY z`h~=kpqF?u+EHR(r8W`!D|Hibpi<8f2Vq>8I2hksLO`^a^NAzzJ%~6O^29Un{!JXK z)B)mIO8tVEuhj2}6Yzb4I8o_2I)O=u7t+S|Z7gw$QhJ>GT%{^Wqa9mEEK%xO;!LIP zBF=_>;(1taMJ!Y5&&2bQZsG+>WpTWCzEY$KR8yiQyp+pU{Y*wn7c$thZZ&2!1(i@f9 zN8F^;)5I-k?}=9;--xK!NyuZ?=f1>ipr3dx@{70w`9-{5sf&p>BEN_?Vf`NQW~J^W z?pEpr;w?&Xtt9K;`^4K3|0LiY80R3~1^W>1MtvoIA9Id~_rgBJ`|*B2{2}TG@d2go zCO)XtkBJWH(#C5g%7-F!2d|wbrC$tM zKQDXAa}acn1%5AizJVS?I!~Tkpi4=gB>h~_wWLp$=L~55oau}H1KmO2N$fAr16^fy84_HV4T zYoK+zc9!%jLF@J^U)mwix*eK;{xkK0K2Ds7=SI-b>BLFs4+=emScrCB=&8gh=no5B zMLZYnvd}HWY3TO~-AXJ$J1X=e#F^+H3H@v0Y&`dbK1Mtb{dl$~h+itP49_W{2NBO# zszB%>;stoF2whH`kN$$tml7AEoD02^xESrM(EEu?&~6KTh**Jsw$S>!UL~HhD8r0T zBC%Sjh|mLw%TUjRE+E#Rzbmxy_Rqk`?vi$WhFUIP0F zeT=vc@nHK!`w*L9AECLo6WgZ(q4oE?4X}^U<;0D!kI?8Dh#H(PR1R(80yax6WdI0fS*hlCB;ttqH=tacqVIQHJh&RGMLf=5V3D0Gr z_Y!Z$dy>#E5_h8?CG=awThIuwT||6B#9Ptt5jsM=9qo|NXA|#0J0vvM-0Sx{p&N;J zBR)cN4L#e_y+ZFN-iz`q^skBcqkai}ocKfJQxXvI;Tm$bw}XTpLVOVQOX#V@hfu$S zt|C5+`XzJ=@ln(-p<9UuP``wJg!nk(BlNF{PoVq=eT?{1n1}5&%a63%1B4zV?f3A} zV#x|E9g_hr#0Zi$f(R z*5#I`j(xm%@h73?x^vYN7{Dm_GJZszI(hs4&F~*6PANWd@qvp~|Mv0&>w?FE!QCpY zU*JUWqxSOdB|lzwUE;6yWleizT}$G@eSs0@eG*ZhMxQIR3Id}FKk1jADiX;aiO<$O zy3RTlw6>|x3F`x^(8#7Ee%l{I?3}nYl?O}KN8K@h1M&K@c&m`jM|>|%D#=?OJl@iv z1_usVpshB#wy(=6_S<4R+H*8rxI)%h__h89heZ6juYeWL`5X9;LeP6Gf33s~$f7_X z?q$dZ0ttVEV=$YXu@~?+6n7eZJW8Q)HQFU%CyB(kee{u-Fa;0_#qp4-Kqz4xsNf?0 zoIZrAxR+UQ(hS~4sA%$qM#uNz9=8Yg@%(uXe+j5PC@z|Q-KK*o4vhdtw?ZFVd?ile zyc3mNHf1hEQ?5Zo!1$e!_|)nFI_UxYsH8>sg~Vx;_|#%COdSw5 zPK8Tn7OK$Onh15X5UbETS}L*I?{pPSZNIz+Ss_u|Vq2p`s3-L=_qiAw)7J)sS?Ww^gy#&0Qe6;l$ROeJOZ zQ07wnS*<<6&Nx>)8a=Bss_0{np;l$$)H!9{Ngsh7jVis7Otd3r1juU5r~jwu|6xal zbGoc&DHGvc>k`W7csy&zBP)?!e#0!_H3olHEBCX@M!TV`SIJ;}yWaq}xVz(-fy&CT z28Odzg5kXI`8_kN^q!Czpi)xKffI^C4;2iLPsvZ2mIXVCJ6g@SGZbCoEo)kqg`0%F zpogcR5QMCh6nKcEYtkV2?%fS#0XK=fNfCW<^qrdJlI_;bgapnw=m~>Nq#i@24O0_) znV6i~E5pi+FUa}MS*cow7%mX?2|HhC7f>&#R;a2Rzo@Q$^)l?`8o8*Zwz?rQsA=4pr!A^zTwPmRQ@NRI#SEaY^I4y6T2uQDhG!v6pir?$PKtYdJuo3{~Pp_a&AGDdO-=|KXbALDt$#nKyUZl2V-UXwFbPw{+UJUGadtOi#~VB8p)=1pX2~+fsaa)g(_}|xN{9H0 zX*>sNLx(bX%78t|uB+MLkYI2uM=LB_;vQH`OqQ!KbuIyBFra_0VgQZgU3EDg= zb8aVbkc9mEp4Nv4H`*xod3|_FIu{>g_L(=FH|pj^G%v(+y*iu~ZPpvjGwO?CLh9XfB)K9GE#s%$H{aodXnvCM|Tg~Q{_B-U$fxlbyY(=QvL=j zc1nOmq3cHN-*2mVm52Of&j-UE`tofjJm#3kO^aL0!TSt9GAE6Nf$xx zHQva@^zzyaA$K~OkPh1}Fp-lE+Q=1c#W%|vT>;p)M3=eL*)YalIIv9j7k%kKhUwP# zUU&2DAI|!+_1UzIZukF*Jp;3C#Tsp^7)S0A=;g;NysNwFr`_t=@(Diq1fM(}&aR7l z272`;YWXHdhBYg8aSuVSe3F)DKAFp%leBNLPd?cf9}ZH)uAoZs$){*}yG&v%AtsDF z?m6hbxQC$o;+}!-i+cdNFYf8*zPKkJ?aT6Eu2{-QbB{dt#Xb4l7x&!L!%T1_a!-{( zE&=MDh(DI02>!T-$~+I9px6D8&$gO-sB9HJ%P;p(xku=Trjyl^LXXij?Bl#=E^#`o zX4?R7pQVf406e`E_d-q&!_$2cj<4flyLQ!O5q@W#6=8MVO<}1?9$>y{5?KoZFgQy? z0E1@CWg@DyMh@TvV8Fh_lVolc_(O$1UT~7&RKb~o3j~)4)(SQVt`}rpG2CkecM9Gi zxL5EkL5}HCJ{cKKOc&H^7(ovax>&GGuw1Y~P>&QtehXd2{Bz`;{&e^e2_OEoUeH=E z^vs}s(4|D^iwdpF7xZow`f4Kd-zoGxM1*rt=%$g9BzT( zjt4g)TugbDZ%suR0r>qj_7~H@0sJ9-ma!zA-femNeEhW|o(IZpjm?$)kEI2T*5+uS zU+!jdni0b8Xkc*YFm+JZ#cgoeiZ57)snKc+;CDvJ?r88h9(04_4oxeWI{mt6zvC*f ztGu}6ub-TL6))P}Uf%{95nS;f0mR?$M0Tg;eIV)wqd(YyDx zS7fv`U%k*;PYoY-Ep?)%U&$Tqfvls6?G^1cyY~f;S-}IF4_tks=H=XliS4+{3mn+o zezi3?@Ot~zUknbuZd))vdSvT?tC>^n`WJTJZ1QzJ@^&Zwc5e$7?%tPzKT0)Um4&-P zYtY5tN;)~|{VH0vf^E9#xP3V_)M;p)j!0ti-kUb;NN!f`j53a2R52^$5^`a`g{N_QJ$_%!9%=LgM(~;8`?Lfpk9+xupy*5u;&H~ zwVrL)0+j8Wb@{f-Hru3K`wrmOl<)&6jX&PDYm>Jf;`e@*>)qRS@AH1+cH16xW2?JF z#(2K+cwCkF^Tc-X+Qbf5m*V3s;>#;z?8Y+BG`2TcgM%#hSG8{pu(W=QZFf#_=jqA& zR#)lCDo!q5-_l&yEcIx&tMu+_Nup-$a+GaE0aLTfSEfz8sOLo80UbBAyog_3($Rg4 zlcnc69N2ik6$10Y=(0mNu+1GpEEV=Mie(<@Za|8+!RJ=A&--LnLW9*tPJ6RE^|3rb z9o>3VhnDMVMPhojJsTKjJZbQkkGKc%WU=FIQqsJ!SyF;KW0P%J1^KvVe2^X;pSVN$ z+rBJTtbhJ|jDDMZ~b zv*6r=;C1NW$~22hNuN0dGQlziHt7Q1KF{09HAY<~A|3Y#?&JCMd;BFli64Cb+XINZ zA3u7U#TU3qdK+Oo(=2jvk7*Wf15!9GK<**^sWlX_OZo;lDrpT^m~wFr!U2OX7pdDr z=ZF3X=Wh7a6S^SuJmtc-P{lk=gu(}qhR}RXBz7yD2C)U2NDXsdMQEWW(!&o~$*Bna5@LhG-=nsrnlmCiokXQ3 z#)P?@NT^B^a|!?cmu^6G^ZuZX_}!%O>7R|O|dna*cwJwsnA+YT#b1$lxqrc8Vlyh zw1wJ0BhyBz&>urAD$3aTKSO(P9{^{R3jIlQLdLZJr8)847_B!oBhlFJ&zh0ktq6>_ zG$Ykm>}|~mhu1Lm?`TfCvCF%flgXvhm~*2!*~S!q(VQM(?qU=AtLEgG)W5GexnYi{ zhK^}Y?{GX#{(MZ3GY+WxA6Wv-iOn_ z0}IE^<$byeK0xAp&V@}&k6ZXS!{;WRaTk)W(pk9UDtI4A{|7~@cppmVLog`#PBkK3TfvdOhQZly+>Z0zv^H(B3P&wpBC(GY27jSkI8Ow9#X)Z$i9l{YSSs0N`Y3+xiyJzlf*Zw>^ThR zGc9$dmSVeN684!S3{w4>lwJV{=-q{_R@PQy*Ioh10}dxqh)ru?M}x|)fmy6kE>E1C zYdnqedKwk;#DyQ$Ozp|U=WWN+Ove)oGlcdaz`%}rmHjkBuF#$ec-z_s!v`j$3da*` z280|>RkTmD_B2_0DswzFJDxtGr{e`(mD!GmWomPrInEH9Zk&x{=|(DxPXhKD`<+1yG9e>k`{WQ>JWkt;#t}m3@PI z7!h22K3c8gsaDsJzCpV-Wgn#ENJQI=3R$hI9jTGFRQFv*i0X7M=>1@?(w>ZM?sPm| z<#?h>>#Cq*n_jfd?b=g6vRa>aJl$@4QaPg-)PqjUM`_7SJb+Bh9~8;j?k~_j4+d|7 zKw!s;9{j{*J*54yZs)v9k1slUj0L#n#OQg^2{C&-eSVqYA710|XSJS=u`-jMZB8h9UgtK^v%Cjq&01G!f1Li9{RXQl zn_{IRTE`Mc$3D@~*j?+`Cpzj?4!^NkFN9J6yw>8+YW=n2@dYPvox~UHB$~i~q5UCn zlf;)qZKFw|P1g5FX3pCr_H_RyEx^%6?0KLA%t0^Lq&5)ev1ve0!DT7XMhxlxB1=K9 zR(OoRJN{2p^8cmDp03%Qob1UNm-b{&nHQSEd7Rk$$exYKd7&BZiJQ(uPzq*xCwyk5 zVG=86nPxja;_RuTGSRcU_&~6n=-DGS(UW9PkP=6dIc_z+8Kb>oK4psN8!$FX9WGtW z^xbRv*F39vyH|?RRB`7MfESw+UN+k91=>}q$$~cDMmC(hSkHNJgqxSm?`KF|l6Y&& zvBvW%*T1G-@irnfi#jisK=<|kQhKgJHU(67WZC~tp`E?f%=4XGR=T8c(wv!7mdqTp z=znqwZCPWL*Uz!_{wF3Gny7R(0~a4U{*~#s-cKcZ4z6oPE}CTY&2?oC zwprG!nG2$>|I24CSQtoCvH7^I0c(CRbJ#h-r0L6s4j(#V$cP~$2ag=Qc;c24G~_Y4 zHz2oZMlgKQtrI8C7(RLCq+r&t=<+=`EZn>BwI&_T0Zf{%^uNxA!~)-?H6#{yvZZ>2Y8+7^V$x# zg+90I<2nfW>0&Gx3_!31mBsEM;D_Vs9c5prJrA0${?C*F9Q#|FPmv^LF|xxnwdEy-FoX3M0J zUX}ZjtlIe=?=L`Z_{vLWF09chy&`_1-_I4v&~%CMzRS8Lx!|WexxksM6ara(G3pYlicrsdl=kfnWC#`0Cnq zt5&b9si;*&g(a9k+xK)fY8hQc-VD!FHzfQp~kuIS)0ge(MntFSYs_uekIb*NkeYs#(jDP&R3rE)2B9BrX^#u16}FtU2G9QZ&N38|mDQa_&Yu zcVnEpGn~6Kox8El-8hqMTKu0~lz>vL%cE1ADx(#qg`~}6>jG%sSk4vK)HgIvM$4+r zT{?A=V$O>Fv04EcH@RX>)trjP>e$&NbhQhDvqpf9I-hu>%Z+m&0bNk^rPk=W$IR4O zR=uiXDb{D1btV)ntf;MAQ;YCe{9UVYz%tD!V>psAoLq$G1r?ECh^}Ugq<&)Xrg%+l zZPA*#+Uh2mq+V85h{l(pu^h4nIO{d&ppgBmtE#A52UJ&4xuUwUwtCgF#;DSz!A@gY z^{OiE!*-ZcU0IDTpRJ{`b_I4jEG!%!8N~KT3uCDT@@*Xsj01sj2ts;#F=zI?X<|4VdI94j*J>Ha?FTPqsB!B;W(1&iiYabA`78p zc(o`QI%dhZp-a(nR7NB9SP0gDClWl38$D{&Vl|1cSQT8trmP|C?G<9RPIc4JnPXIZ zw}hEVf#mqiP`1_G>KV+jdRe(vUa(I*K7FJ@*1ZnGe&d3(9=x^JL73GJX6_GpyuOJ) zS$mK(2@56gis@W@GZfwkKaX#V?llW;e@sSKJiZ0~E4(k$S@0z~`Ih>xg!g6f|is#&2|+Y^Q9}^mxaeS=C1tlZTMe_3*WZ8(petkbx7a1FX2UEybkMX`1amaJpF0- z7uUa_onSNKT>wKzc1g{06sNtB)hXb*TBDdu2S?rHp@EKxu(^(Du^TAw@*1e`s^=N= z>g#Q|I)5>lGFSg6<{Eoe8@Emy(U>^d?uO6HaoWh3v!{)ZIlDVPF;{8z{SK~PN{pqm z$@Gl9j!tji>+J0ydU?86!0w|fH>e+eoE}~$K0N)1|6ODB-&$j2kHDddJL8OeeqrF< zxq74FCCUm*3xnIZ0UaD{h)@CddX&!}W|R7wpSUFXzp>)6oLC z&g^0)^4Pwy#}MRrj)r|v2d|5v&)pteibS-)hHMY|;E&3hVd??dRj);2EW?D*~X>030(?C(r{16}%_5`81!#%m)M>9Gvj7xnS)mp-|b{W@PW z_ZsBTl-1e(k3nv%O^7a%?}?eB=S?2 zKHDxtm$RCIgtwuM83y-4(U%Tnm`I0n4Z(}TFX zMB7Tnfotfz@~(`8NKhsC_+|~=olc}txm_36%z5>(CdDqUk@NE1ImPgjeSCaRc3oTp z=k@QZ;E>~*H!q)Wq_Hcgy7~CsVocm|jhxqi$2D_azJCo}y3apLM(pAmJFkB)6~rnw zuS;gkGw!%1&&x-nzp4UGb3)jUpd|rM}7nk~TeEb|A zzn72C)n~CQh;Oi7{q{FmBNN1mU@xC5gkx6_PeL!>{bXePPV(`w;LUXf^%EfG5LA&E zfxDn?sbfw--O{>gwv@3eh~6x7AXW<40>!SN^3#K2Oxy+4X|T9yBVGe$qV+n(B|*It zeDqwc_t3L>B^rfi}JaoF^>=nkBV;L;{*&s+W=QHtdkkHJ@Oq74UX<~ zzHBvJ`294$yW&}f^v`#Bo4Yc<_ly&|*;59P`G^|VsS0#omxKo=`a#o2$}v>q+w-~rz!^(X>eTw?=tcaioW z0i8KKK-xDjK&P&T1jy@pFo0b5FaYV;004vRIDQHdGTbly^roZj9uoDu=xfEUZyTiL zqLIN;I{>L3f?F9Bf)rJU_2+q0#WGMz7g4S6ZQJtvrQk8dt0*wp*#C+M0nLWNs#59 z?q!1W1giy?3tl34x!@MT>jfEK>bXPk2ZE0ZJ|p;%AS)5&`Cd)zD|o8lFu~b^oPA5V zwSt=jw+r4P$bAth_pl(h2_$`3P_Nqs{jSh@eJW_qV4z&4Am3X^4-q^|uvoB6uv~DZ z;CjI;1#cJpf#3nbX9a&F_@9Dt=rl6ilLf~Ka7Q9RF0l}XLJ}3A~VjRv; z75XE=6GU_)^%b;H8 zc$NvhRPbWKje=W=SaEQZ(BBh$Nbo7amj(6S^a%H_q(|b60CCrQ8pAygWtZ{Nd({I+ zksgh272;khST4ANcm~e=6MCEAPQkkceC8E6Q=MBnbIcb!?C=un1&&2@B zQxg&8rG<#{v6YB&u$_qf-bp-7soRLizk7(tuf0U%$0J18_aG7WdzJ`09U>yVyqFF& zD;g7t_|eZ-U^;1}i~V+D4iV{N|C1OYBAo*S2N99pA%Y`_NH_Zd#BoHVACG8_1w`1P zNN_3<_Lw19N`zhJ3eF?KKI}gb%Zad4m0*+zd({fo5n;DR!6qW?cd1|t5q8`xxRnTd zUM;wt2)o`OxRVI`whG=xgq`mcyoU&T-zT`22)pkWe1r)5KPGsPh3>7$HX`isiO`=B zVGq7X1qu)!BJ46k=rKgtXNJ(FMA#`RbS)9~;@(sAzm?b*^-XAw{m_0KhbI3Z5q5k{ z=r@S4=W(HRe+za^XTCu`n+W^reirBvq+#c&!k)l{9~W{WlVHnioXv z6iZs2RAS%!=n;1+pDYRf_d4)wpIoL+ z$AYElz&X)fOT#5cm+L${_OVXOE~Ldyh0a57T9&$U%$Jtg$G#ZVb$;o5bmf|)X@x6A zqK|2P`ID9rE{;xvu~`W5e)5x+h&%u7d<>TCu66lx#jlI9vBfSMo%8Q>_#Mm6Jr1vP zzxRC=f8&>jz1PD}!1)V-V^%<&p8bUCXZ8ElKKGdh`#rK9&uVz&EBIGCagFUM5`QSE zBysxT73-tPg-0sm+u};%H1(^(CS3_dSf)<tb#Ay1;CY`JfC6L|7CrD zOE7&T{8}8tu(*Kzd^E1^3;PH3#PcusARn6c{sH>UG7!fPd^nroR`TD#k8?J|EC>ge z;}Pkc&CrcRVw`@3PfXx))7Yi~+_oUd#$GlJ;QDqsn_)a}?Xwvs;dv9c2a${4kDmnI zy@bES`|*SA0&W5%@j!;Rag+Qb1gKKXfefjO(ZvPhWjLiCW7y^%(q=<|WOhMRaui~i z;+BcngJB`KZkt0-g+_uI{tx_wo(VBz6`lg+p`U9als0M3xhnLmCKA&MXBMf@bDBsE zPiC;shaQEO^f14chhES`cKBx`UerWR_*oLa&_wU>OC(;>L?q0SozO3}wgKUr7=uHa z7!Vg3GYEnL%-5~Mx>R^ouoo9Yhp|q_p%QCT8oVfS5ftEG;wzLQxdO)eu5AR z!byzitJ=@haFB_6O{aQBcp7c-y7tpzOg;%AYm=v{)EX)|66%le({tiReHSeBWBAzI zL&!iUN5zfheJJB+&}0^?CuS^05OEXfo|?g3)#4`eK0V|6%;72QA7!Hi0OF={sc?FB z+;lF2&)`UK+ziU941WDKi`GLKAAuQHM)$-Fz2N*Cyid)@K)T}Q^B#-Y_b|{!Jm3Ry zy>L3BlkrCoapmNz4DKQqx0LsxjB9yc#rwnzi}7B@`_zofsBZ=D(=*u1iCe{c#PxOR zzL*~uGkG$cl?(;;0^F<-xYhekm@dB6%0sBK`{4(!`amiy6McnbFN^xP-n~bN#>~n? zfYt=9jHB^Z>$8s63E~xNZw2KuGaB@kbWn!TC+}pH;Yy=Z+AG0gMLR*tQD{gS6`r`X9>(84iN(rB~O#Y_WFg z-2#5gRDG-iU8FswAr{#|s{7dDy%XP0UGZg^$SR~z1Ti-+b~u{E@fryjuZS;efi)tq zhhn%)e0y?)$r|r-&EoizRirgWAZxW=LyeC!ibYzMQSP~g8fW?a@?0Eih0E`A^sBRW zMZn40&uNWyE~)n&sdX`_|Dx13EoBM-2fDJKHm-XRGi^G~fUwxsC>6mU(oZQJ;!QDK zVM^WQlHwqkk-94;wUsG<+9kyyF(dVKOiBmyvX&a6L*(IzM(X95R0(zc!KLeEN9qqT zsa3QWtE?USPaP>M=-6vD9IbpUb+!(17#@Y$f1%%eS?%3uB9Jeh8dMH9POw%4`E=pM zHv_A689lzqBC|p~)^_K7B5S1<)D@50ZdluOXvXf>IG(oKp{bmCwCKaZziH*R`e&SY zJ?vHgs20@fFJQEfy41htcslB+&mD|NVNEn2nE%Z+(WmHha1!iua1!lvaFX2T;PChx zeGX2FeGX2l`y8BZ?sIVbYoWd8;H0~kMrU}JMrS%_| zCk*X7evExF{Nr*wTh9G z*VR=tG>F5LNpmM*Dg|egP+reMDZ;#uDOeb1JJ^f-{;k&nGcjC)!c>*5X~1D#RZgnu zj$PSTVnw$}H5PW3#@3>0Lrkh)wq|8Dk6WT9&m3W}3UH74=nI4^&*c`Vy=xYOG&f>slhJbt9pSbm8hXtFVClpI(k? z>nNU9JX`BfMKh+%iY>D&oI7WRDxH0SUEH)8m@m%O07cWvCQY6(#Y7mfDP4U@bv+Lx zlOoO7&8=BkjpfirW=?fO-Re~h!q$t4E~>7_qV107m(h4E@n(*d@eb8E!pv<6HeGBR;+ll!k(@cHti*(Ew-Gu>WRo`+;2`zOaqncQ zy7tS0&V|sWdMS0OUPfK2mr$3EQTFO)*MeY1QLlY>R%3OxDqE-26LlR}S;z9EtCmwF zu+AQ%X(Ee8g3YDVY)oF$a6t{0q`S|dV{{z3e-<2(p-6%P*2b)}Cw49}~NZ=GG~`?55Ti}};*cinM!ht-ukW$Y`0 zn}0Umem`HP&&`Y3^{dbGbNl;O!{ghwJ8l0HI?w(RoqSvGDnGw0?f;Cwe{s#Vs~M9; zwz`>#t+>{0ldCCnNjZH9mz%f2cQL#@3m3!PH*`6B+jtkFlSiGG>pTHn&aNl9&$aWU zArRxm^vYa*oTr4#E%qRBIkG)>I%O{Rj{P4G)7PPN^Qt}FCf(?FWXC$l9$trjxr^KB zv(wFwy~DU%b-vk;YnQv-N5jS!jl*>5aUNPODOv|>zS+;j!M83(Y(BZm5zBn|Y-k;m&){3YV=tK{@&BgnbKWm{xl z7*x|2+sY)lCmh6_p>!bEZBT}P3~w_2-03IoPB1#N^RIkz`@7KhwomS@F7zeC4z#m^WNrWbE5PKDo7F__vuZxdFa#_hLHAC*U*O zQ}Abp%MYn8@9J_)`=FeC*}SnnefQ)e9bi%)+YejcOrO5BXvCYyl*`t~xhZbDY@LAh z*pQ*V)A48Pn=kt8Ht(<5SR-OL>X4&8{#E(pF2e(F6Wr~~mRkuq{I9d!Sy(U~)w%5W zZ4`YrV;tm);AUTTk}iXrI~`4!n{V3%(`21=aB7XqySfx}c)#s(u)`&y2s+mg%*8Fh zgAY?`RW<$?E=;P!ba_{`5IE1}(bfl1&*gUipIFbH>CtXm#W-^Px|biX*Tv0q{J1g_ zZd}jqm3LJr%}@046SclreTSi37uU0U^(ATf*z?4la|}P(C!g$-$HZ{g#r5u9{V7_0 zt|OD;-0_C%-@WpvEiwddTt!< z4V|faBQS;+(flkmSZKq~R-E4%<9EjqtZur8S}wFnUr)8k!_QGSd+1*30S}$4UJ#mn z^GwvoqaJ>5ecmygl!@O->QmvLt>ycu1nJL?(e%kGS7;NTh&s)~@2kdp`2Cc7zXbEK zOEye!jp%i;TY?#s;SisHa8J|Du%6*|{DOng7}qy7k@9`u^$y=@8F=%5qq5zdAv^8h z8mx0@*D#&!$vr@)-JGF0O~nS~Y!9*FIPKDLAWocpLvY5mlfgGPBR1?Nt{n#4w0oyR zZH5yYWOFolzlPcSGw1m5up>bzg7+yiJazGn|bltcESk}tyCOF{Mm1E`?v z4F$?Eom-G?6=^=j0vDRGslXERzCm{^OVfP3+Gw04I8|__-~vH-)pE6h4T9?hw+db( zxKr>B!M%dN6?{kV?}90o(Vrox*Y=eoo15lR(z{!H&5L_y_N>J~S0J(1peVyQ~g8KwHkC^(N7kowV zkAm+D2Jm7+xv*fa;3-f+d3A5L`@*!>)xE~^-Q2k!$_XYn>L{~QsuPgN5T`)pK2ZP7t(R~yVg>aJ4rGgg;t|a0?aH-H& z3*JP`Mg9qWKM`FSt|Fn{qk?}VMwI$MXoWPB-$U>uVt^rbLM~Eo5?5nVxvQOiz(MLHfAdT{;+cS77 zC5>{0AYyCHBgl8sC?|EqfwD#)N?S;y9Bd^b-?tNy-#dxO-`j}D&wGf-zr94{*CWIN zjKM1)^5a=zv8>UDyE*D)gO^9gYteuzjfinqo@BGQedYD_00{d^7( zbBJKFZ$gX^QBMa54kE%XLj*?Vj8hcg6Ai4j@z4V*_B zcEqDdV>uD_tP+e85s6yCIwI`bDA+`Voi7z^A;R991-B9r*{cP&6Jh@w1a}gV53Pc? z5s@Ev3f@C3khT24y$Uq)XTRVhMC8+Bf(MDnucri`B_i=J3LYXN|9&m_8WH*UhF}{J z`S~Zow}|tw*Q20*z94_cvfW3%>gNmcQST9us?-L$BmZ^~k#Bbpkze{bl7nzbBY)l` zB417rBWPEGK;*+vBJ4krI0)lgMA*BM2s^JK!oF7$Vb`09u;;x**paJrXg|G&K!NNb zP^i>LbcdaE`w#nYjU?@&+kMzWxA(9^8Qqb7u9RcCvzhLtQcjWX5kezqoqnj${8A$9 z5EZ(X2zzW6dMgojxlQOhiLlQjLhJm4opin+yw~UsdmR)0aU$%-abLzq@7Vutb62qN+~wl!RRW96{b!@p`zg3+VT z8Z#!s>uc;uz|JU&9Low@{Do+3S{~YrHU2oEyc{Q$RjNb?U z)-o}0=s;8rK6a?DaBWQ^+IpAlj^;tzuJYWH*?<3{enCY}NzU}#iXL>U=#Jkb6}d9P z2u=SL?9&oBQts@Zpm|%IGG*eEqhsGg$G&?>w)S-!e3>{!JaJM^sWEYiAQdJ~mX1@L zldm1(q{}jG$GCUbVPanB4;H1M7P(PSkYH;@9eC*Y6 zq%OT}oa2^oC_kFllv8ZVeS3MJ&B)Min&#z(@}moz@&dVq`O)1?{5{%~7vc^fd613y z?XBf(O?iRdTHdCM-U$X`K20w6>}b*Yyta(#?TGJ&(fyBoUYMor*G4YW$_p2! zn36*~vOL7>#N0pfPnU=74_%46{z>_x?()N6@fM*!<})|-~{-{L+fnnS93)?xNe#u^wJt~L(S42z$e;+X5AhT^P2PGiMwTQ zp{&B@iow+5Di!o=hr%|3I&7M4gwZznoghMqg`XF1cy7%py2VV^ZO8%k5jF%5$Cs?H zIf9g751N|XrKUybjb}Dm17H5rI!u4A{x$i(OW$)BBb1H?au>Ltrw@J8V{<#qVI@av zXw4xddCQwCnrrNqq8as^lxZoNQOBFHKagoDn$c2_XIhG8lmJl2E-lLoAK3?g4WwEo zL#kZgje_rT=0Jbul4CFK9NmVhPh>Any~9=L@O= z=-;fb*;Qrge@A`h8Od}u>oOB}II(15?UNscgYD%Z_}wk{?VdfF+|QC!9fuTcmn8Js z_@rmQH6BlB_UmXJQ}SG`v+G%usQo8s|A=dJK}F}!bF=@_!kXRgJ*AxdlD-LQzsapW zT5E5UTj-M{9_m%ni~Wb=ElW*qo!rL$5@M@eOn)g9>@25_9Wwo;5c^B)uYZkvGJ8Lr zRc>-9RmUSm_h1lSzg^{tB?+)jQ*?YZP)G}Po#qf*tm7^HJ^Mtt?ALi1ZODPI8HVoL z$#cHJ-S6`BEgBNr5=+)0zKE^U8<##t>`j32`WO3(Er@ZfuSkmFe^sCVOZ$q)mDXwc ziv2Xzm7Ps~byAj(^G)ij%d)#(wy$9+%+)2Zm(F?p)^NOKH2W3kQPx zW%BflTD;9FJ{fYW;@je}JDG98+ijJrW%N9knU^N#_zp#RN}IjSNEvM|->$F|;UlxQ z-|>TUa;vx(n(f;q?Fq}4Z(I7$$se5jb>vx3&3l{)XENSx;SW!k5M!w+SInGr`2C?4 zGd%G(SyO(0?)Scg5DU^G?*WmbQu4{M0QXNk08R(bx?o6njF!H9Yug%Mx z3AN1Rhx#YwTl#&4eoy<&F^ayrKA)`Xb00nWkccN2Tb={xg&ZjF<+uegii94?k`FPK zftCj?g&Lf5I79c5`F50cI9zg;euf|MjaVg^k)SrTG#Ja^Z>P@!*&mbT*gYP^GM#>i z&tLWs`W*`e_zcV_N!O(`py}MIj5dxV*b=5s#b+8zGG$EZ@4Ro}OWVd|CBG)6fNzMYrvH~@`iE?v^U=GJxJhf@bvsY}=v^kU{XWrY z41MkQe%eI(Neyvr?aka33|5Xtpd&no89lTR#CLae}+t zL;6!IfY1}(21h06UF1{}KZkTIz`@?3ZJHR6QbyI^(!`+DG{iG>l_rLy*5K1f=xR-j zNUdg|*Jxr)>MxLh(6==)E|n_|Lf2~I>{RYX7uv3gg4B`pvqKX_srksp&~=)an)(hh zICOo8_MeeDjd8m{b4pWJkaMFZ=B9G9^w4)SF)#I}Ox#VHSd@AOwe8eId1?#8xmgoc zskbl&yEG9^*Mb6diw{j_RLNM|#}yBI;O7f3=K~3Wtzdvr}Uz{4Cus z*6|M?=Y1n}q^jUKNPXP86!=ZcM!c;{bR7au9mk*5$_W|i+%(f#XR*Ry1Hp9eYG|#u zs4cLgF1-+OvYNF&Zp@bUb9#Kv(bJ^$9D<6BQ(z@u7R{8_Espf&w3P->kX zu#=>tGFS`3WBMP-9U_|))~W8dkTzSy_SQPGFQ&0pIGRl&pQ7ge__0=cHLr3sA7H#! zJDSsGAvf3DHr>#e2?PoC0Xamg9p8BIS7*EeQ21px71N_5L zpG~rLJtY%S3cxX$Sd~#utN$ZFR$xbY`pXpjLb#GsDo8s9cC1jDA(pVLUor|@J!00K zSgqfqVy&qvXf$C*&kLEtOSDw0jwt7xnBXr7n&4}Vr%S|B)C9jyxQ!}17d7A7scD8b zNbAXlVk5cBkxV;{>3BfLl#&sh;1!TGAwD3IRT+O|zZF z41-dWgoPqim2n26W0U0>7a>|8DH+(Y$XI5v9U$_I4Mf(T8M)`R;MzZ3jhwnh`YO-7B5w?s#k3H}`?McE@^1glS+T@{UGcw~vu(?|CV z0z0Zq5$+Rb>TqTHIV`7b)mD>13(n4k}|6emSkt?yE55B+}NNcG&n(i$JnDD%p}pVgZE1dB#yylvAPwCg-5 zG)ByfH%44$8u09R+laaW@2<5u4R{Z&MjP=E^(;XQ%={^A+)9;Y#?@G@F@vl2AY{lo z)iaH8S?|QKH>F#%R#ED9m#WvOs?fOFs(A1Ygltu5Lury%on)12RS`4+8M`R?sz}ym ztTuwiW7IT}uRG~TJA)oof^D9t)-#`apoSb{9%)+xT2LF{X6ohMsAj^G)w;p)G)z2U zW8ouAG23sY3h-yO-bE>9C0r$KDtjXwt$HUCo3&(0DkMK-^{p4l+6+!fwHkzsW+bwZ zHVRo~(ze!)V){r5Un1N(l@%pTJ1SMKLzvAFcAzN1)x@RNr1~e4fEA{^9uzJr{c48z zj@DtG6Aw^_eonmO=$OUiy^~;C_h<&sK(^jZFl}E|dKQ!P7h7feDJ;b{i83;bbdN;F zhnFeES-q&^EHp5-9Y15Z;~3CcS{D2B{vY0Ywxx9_YI<_&hPK}wcwj)ziU0~UAK3weOr62AuAcxiYPEY@bnra zlHVgM2iZssK_r$1B)^$^O!-q%;}Xg5YbzP)oAB_uZ6s6P!WP@(u--w|Q_SU_kaY%Q zea2zkNfrk*_}bPl-@9&9FuR^@JhZ^JfL{w8fgV2ugP9-kq#$DXUM4dG zrSs=*dHX)VNO!P8XNWpkL>XW88E>(}dVnlWLWXZpDR;7x);X-_$-0|4Ul*_jZ)dEX z1-AG4Cyc3>`!!?|bPm9!QfCJn9)KX2b8#Pze;s>~KYwT(gyQfsrRm9Au&tk{7oMm8ab za%*KRfyx^-lAgrgALM0316$=l;cmu)!&Efnh#W&lyoV9L z7)11~|Cu17AA*R!r9BWt9Jv%d8!I+*_kjQAip}oA%z1WU=6t&_bAh`sbD^%boa5oU z$fD><%*DF+a?Zl?DpaXm!?}o5yM}X-A2vAKD#=)ynbgv7S!B*g91>lTxy&xXe4I6$ zvnkj0ork##HxI!zLG^HiU_PiD$M@Il9A~L#WYk&CdBj97S#n;{3@j<_tO(5#WiIqA z(;C@uyj)gyRIy)ioZ=M4UPWFp&{-bMo^G)Zvh5QO&s3QM0^N8YxRhWnMD%^J&wMW0mqO z#={4aZGH7?d=6rCmT&WI^|GteS=pET=K?&odj8R#e$BiY+jD+C?iI~2oWuUHF!!5w zVQ$X2ZpQ75S=Z9Kp{cK21M^p*Y4hMKDPlV#*QMQN!_;<^E&B zn>A@t<*YetYGy4qiIjIa|E%VpS)1ExR{INB&zd!7&g?bSQ)Z7&6c{g9iu)T_{dyXs zwq3PoXGJAK^PEtujlFozoLLEX@$MV3MD?7dvt~yY(Y_05ArI|Lbg7$sbxmb7!SANL zij9d}ClRcI?dPBIB6+W#9Lw#kIo|3i$ZhqUE$tNybTj*Sj(6#-*>kpB7F`?s&xkYW zoY_|_Z`(C*_N*CW&K`4aZC}rr){1kdvfNiywymkIp)NO1FXZ|QibqQR$6Ta-RbOA< zRda5>`2!LD-aKzs<(!IWQ9qx@lv%3WnYnErNEXc8eD!g2;Fe~0ewG}3G=IPx{2<@k zIBoV7$srfC?W$dTgC;a%3=5pRdSbG0rWATcMNfr#Oq?}m@r77O-7WVw3nbM!vto_@ zVu81DD%hJhZ|>_`y=L|Y;39Q%d!e^+(j?UA?6w+~cnkk*q%YsXi?hSe=z zva~vCM;|Zp7F903?2^$D>w2chTRLk_dwX<+_1}muGU_fvetof55v6^g7_BgA3M^xz zh%R#fV5xWMoDXh})c1EvGZ%>eZK=1kePe{SXGn(EXEMDW8G@l@OIxH@ zKa<7puS2}m=S;dJTBJQ?SeAa$C6gk<+e2mEg&U(;c{0=MN10wb%V9NW%6KKWufb@M zF8cd8tN^5C{jZ|BeVXJkI4{<@nSKf zxQ%(^FmKV6IS)lD=fE&;b;X!jw1ac!Mn}~zB52ZeebT#YYZfn@yF6U7eEEu6EWF>^ z)XgO%4W*inrtT{m`qnqJHg|4nS<=*Vxp>!hHg)&3);4vtug8J}##wQak>)jRS=_#{ zt+%0RbNeP&Pj7c$bFX>rRmS~uW4NezW=^o^J68{%yQu!0<&q;=Fgi1F<=M5^!LOXU z+*ztVva&X#>kBQ#vm+1cABVf7t-J@tJZJ*_?AD)FSqs^mPV>+I|9 z398p$DuQ)BWx1(YynM-ACirIFTY+W7Y8Pl18m5>K>aUkAO-q@!+~^wNQgO0$ZEM)< za^yrMDY{|=eP}mYbD@Z)uW#SvE7-EBxvjgip{;#`Z6;?~c8MZ}LjL^j?oQc4086`~ z@A{VSEga1V!5Xn_^%}N1 z6N-)vK9l~zvb6q^@GBZHS)+bAHcDV1a_iR!3dKrBZ=^Su7@6DDe0g8j^45**J>0Q@ z-t+t0rCG%E*(B4o^Jethm94FpW89HgQkNLC7Bpbp{q|n%Ej*Nt3*G2N_K?YB?eWbR z@On&--#nJRqGkc6n=sA_X%#v2`xo z$u+cg_-0{NUZlM!bA9SChClF$3YdlTBnJBS5svdgRodcZ*luPisYk|^nwFNz2GhiA zBRepJ8+(vdS2o?3kg{pED*% zQY@~Hgs3*j!V+wc)5d*C<}bf^{=Dg7wj3^V1gmeTTev`LSS+KyyVL2B%!zy5=U-Ad zmm;fi;VA0oZb6UhoZH;uSAy-G#y>@Hla{J=y$0!Hr+Fbu)6LsMg6k?(MbW1Hc!hyDv!py}L;K=b6N|61;@558U~Xw5K z-H(?~zWi|W;>P6z=bDn@9myLK?}P3%Yr!oeUxW-4ci(HIJN`IvIj8DxnXX$VzN~R{ zkB^sW=5g}%tXn3jjqv3Pg5-sd)<;HN)rWdB!kje4(%d?(4&%vwE^ZiKthn{>+6sAo zSkzYb1pb-rSr>+7>>a~8%%(3M$E|C>%=y0cWa&e%*EZdQHA!8#!&85f*Phw|s9jtm-&1dp8kAiQoN2Y5k37&97 z>A1*|>(h`Px$KFOp<6DfLo!9Tj=Ebr!a!*9=@H-H&MPF!wd?WJ2*GIXlR&jJ)`%ScVhTxrxh&mvL1YQ5n7941?4^lELUx(Ts#x?a>F1p}NRZgJ_dvUXc$R z9?4GZ@;Xe+4e+n=!!YO3QAPoR3u$SWNRy*%L8w#ju6KB)9j4}AHb?Kk}+=Z#LYU6(`WlxUPNEhE6llKWKC4LkPz!(+3YrTCIwn-flCo8T;yT+uVsY z%a=@S>h0}rUoVd`94#BVn{aD?;_ehsaj9%Dy;R&3MGJWIFK#scl83kd;^I7p(VdQ8 zK7OyoTJC{8{-W{<2-9gK+AhNmhN_>n?^Y6kKfHfw#w! zfR@Mg#NBi&iv4eMEYGJdwapO5Jq zj!MpESMsF`;@Rti3h=5STW8C`b=}?ac7d0zeTZRH*RS5@j$+IMhdoGc7vDA4i3fiJqBJjd;VFBXRu~;Hhq6l zo-JY(ct3?rTgNt~dj&kVo?k{izX%W3^9A_XdM-o(Y#hcrmj{5jp72{npC;MK7P2eHh zT{iyn;9*(qz}fuusXiMpyc&_#pWDR`2h#&RQ%$O$15xAk38RLHz?t58%0YML3|G&jvg)CR-QnH@= zOM!>2CEtU47e@KH!tV|EPKCfPi4iEucMM6w3u55~qR-k&v}LHTFvc$weqao;i%yUk z@QY&nBH<4YD2^dYeu`uK;#m1`k>oh;O&BfTAmO(J99)bzj(ZJ8`GbXD7jOm#M?BzO zgHe8|IT`-60gh=2v(TKTGM|ShOr7W}4UB}A7CP=V7}bZ9i{rSrU^Kj3^z98e80;OF z#NZm`4-@{lfP+ERaY@`!MfoQQe^iiP-f@MFd;dlGVat)lz5b%%BVzd-5h@e@DKY*j z!k-eP&pV~iaWB58erzb{E{UgGQU2+|pBGU0^ec4S3oyzbFZ|G|#)o7aCCwQz{uwd- zIN3UmdkaSOpDFyXy?DnII_^Cf{OQ6ETgkl=Vf|Fa_*F4}m=Y68nsa0Pb7TB-WBEBR z#y?N^VXg425W1w95#!H@@n?i&93^pu9ksWavHXNJ%ZN!cE5@G{<70yp$0g0|7=Lz* zKigqb|C|_qPK=L>LB}O=XB^Fcb&Ox_u&KW$#;+0n-hfpT9PuD&YGeFb;r9lt+Th6N z&x`Tr2|ujGaOCp&^JDz^vHZ`E>0c1zFA#n>o-By*&yVrX7k+3z=g0VUF@8Am`1xHJ z3tt$E&pW2jB_mICSf9MJ30+d|Ok8&fLR_lsO?S|f6<*`)F)2`|EKF225TBIld;smwa%UalWkxlQCj z=6;oVjwr+R;Wt#~vw7~t`dyWI=HO1zFRHvxAAW`z zui<`v&NQ=CZWI0l*$FT4>FX`H49X(5`E{%{*Mgz*>LZ1a^!_#E@Yh+J)cqw+pUug1t~ML6ykxmNatq&|*RW%zq~%FXY5 zGgW23z89GJD*O4xcoKZ8EFUK~n{mBnod0z8d#T?7+PY^`a-HS}V3hHbro6s@sr6Hu5X z-`^_qrO2d{kd$S*Nf?-YqKSmti5yv{m^d1O$tCp5Hm!vIStgV?D%`0g;%(E8Od?@O z#`F<-W|=fX?_jzJ1=P7SQG`C>6cG&%CWi!}(Or~zw_W&8#yn1Zz#o$-^VwVBm;C+N zDf23XGOsQRM;miBag4twC~>dKP$BxBA%g#NB0L+3h}W&SLvgMm&piwmf9U%FW#Ao( zUm+qNhl$X8gm@giJaL?-kz+o~kqb=R$(zQ3eiEVLN4d5SfP zb&9+?q#o7-ah+m^Vvpk0in|nVRNSk0ry}cvdY(|^wHD@e%NlyVr!uc$sF&}8iGNWn!nFeB;fkj!%3jv+uU2`5VxwY* z;ugi-ihC6gC~}E!>X$uBfrnJ)H4FW@CL8gnqK9h@%0m^?iW3y86nRZTp6p!>K2O9WWiCNXJ%3i@ikgW*n8!kdKi>rsClX7I znWge##Y+?~SLD071RlMlkgrz}Fs?2vd3}35wx#G2ovRCyuSkZn(?ujgv#Gj z{JG-q6;lPiKF-CV-cyKpk%(W`tq_|)4lf?OWPo?tXivLEe z!yd9KbM6k)|08h`eucg~h1@jS(aimMeHiOY=Pf`ioePQ~{ra<$gP3hec) z@@I%Eu{XQQTw#~-o>P2*h?B$bRAygf_z=a>iW7*J8Z$%X3l!HVHW3@~zEI`uiZ>9O zjk#6jPbhw#xB=&3mA|F#Cv3wZ&AFBc#|=oQu#r}M~Sy!Z)}x+r1%Tst;YOG<@~{rk&lxVPg9(xIE(my z@Qgv_OB63x+)UhO%ubc}DBh{~1;sBBKWfZ3RDMqJ1>zmBbCr1xVSa`vrWH9ii2l=w zA2()!$`>iNDspa6;x1#ZQTcs}w<~^%_-X9Lt@8I2F>IT}-TwP*om1i_ zqKt8SFA?MMej>)-yNDQ94-zp>K0w6y_b3tL+!I7(;t+9>KfjUV*I~-baD73<_;ZAa zapz?sFFtvFhVdhx*og8IF)qk;A;y6;W%O&#d1k-mGdA`^K4WA5t0tnK)e%vsdLsJI zDkAzzBk@|4pNRg@MTGs!btUY4J7w7QE+Ptl6A^a1mk2xEPlWy5MTDIlB*Km!Ai{1Q zCBhz_Afl2E5z)SMY{!&hJ`sN~JP4K&(XK-khZE7hXga|(5hOI7;CLe1dxByG5$%qq z609PQ@aORmt0_a-JjFU9>|wEDJrT;$B!a7mu#dHhjYQZ`ZdoETiCBm-x?2|a0*n##}OcP<}T-lj8o(OxNpjbhK-Sd4rv5MG__E)SX zq94pttRtd7ELN;1UW@iuTt!4?_FOGH2W2@(BkP!fp#bS7~W<^vMZk2Vv>8S`Eu`pqYZ z=r0cuCt!RdqJIoZ0Wq$QCr-h6orr#LJrVZ*N#aanzDtC?|C%@#c7wdqzDE-4jG07) zJ=YLn$DKsj?@l7@R_8DDkDqM-cT+4yNPJ`M^%1|i1z=X%7=-tgI85Hw5w6tZ;_u-lwlWDM94FV ztwM5u$zslQ)uwQwOf&A~I+=zP7@CS&^=&ve2 zP27O|sCcg4(okV&|mFDU&NJr%stZy)vDyNYnX$D=R9dO`DcZPn&u!{?auTUNe93 z0?&gXtMhP`8%pTgB@&PWGlv_G8DgiH?f09{Rj0kt+?lsJZ3MStFL8gb#MoY)ZF8|l z?wn4ep}{XW@06?;oN`&^6vb-Gufvu7yuuRG7bQVythC~meXrGdbdfWa^A}rukhIJllT=1 z!9IyAkw~~tVhyC^CjL1SqoGM|=3&iZ9=?l;>^_O_gn!N*@Q&@1_#=1)`y}3pW4ljc zVR#(wllU{T^WKL)*afkI41b@*!s68K91h{K+u{3i?jx@V3-P7iFUKj_5%DHD&Nl^| zD3H22hx;cMKTT!L#GUHO>%;StQ#$GHTfusp(XY$ z1)_c&gZ7;a4?ofZjRf`GWL@kX27}I5Ur#0mFNQ?auM(oD-_MA>j{40(q~1XN&|g7G z&i_~YSOj}S6rDaI*b4&JalsxDfxqr5QKEZPV0Q~{SuxmE;Oqr~Q*@vLyF>)rPjHWj z_%;_V(NRHad31w}p`kcu#7tbD_!mGxSfu>rA6g*rjcQg%F#uq+?_yXVCE8 zetFZTmd-0K?7Lz;*71~;ih~%kbRt-~kdD9Ht6ge2vKX?vqAeoW75V0$x3;HqL+@2h z-K}d^boaG3thi|2!mKtpkIOumjFe@i;&A!oNVr{R5V<^OGS(XmRy7UzEWn$2{bFZ< zPSk2RrQ*WYt1!KV>nQqd7?>ODL@Gn-fW?ojHf@zeW?rZcXa2_js`Ux&sfWV`PfK=P zKQ2z_hVc~ide?=E#~DCh#u`^V?YU{a(RgogZ7i69T^q|^7mId*p+;9>@og$HE`%Y$ zw4cx`I{7E`5A8Md12-_%&{vodqjVNw`N!HXuonNhlN{(DxzNQiZz6b%+hlRPcXjQ_ zUX=0XrogAj-)-m&r8vSPCAn}T50A6t`(sxh?}TXQ)>(Z^;o97tALPA-#^EAeD0i0-}B0|>FfsYI=L9}eV7*A z_wjScpNBo&3gU?el`vc&0u8Qzd525hP~<>)BhqoM_I)KbymmAkll1= z4#%@N_%U6!GwX%v%8sx=>-hYZJnO7J-Uqt+c0k{Dkf^T=KdWyvcs35a&F`V_vMlxT zmYBX2?j5SZr@o>1S$$`#KH4?iI%N8Zm_DY*=bl8%I~~tnuVVyt4C7Dk@BPQJ67p&A z_#nYLa_BC?fjy@D0(dX+Kppc(w+tk=Ugn`3+u_f0@OH?SV+fArxdo8!P_e(RjW301 zF-@m<<^@zPpKbEF#%cIbAKQ;UTN){p4=|2@7rcGDW@8)J@1zO$p0 zFD3CXpY;^FJh27ZgYR&Xc3ie^lF1GA)51fSM6E^j``;*se77Z8zuCW0P6sOaP$zT) zeWM)ehY>k0iMO%Q{P^D}rvna*#Buya*>(H|*>(KJ*me9y*mX&%&CrM6@Up(bShU#C z@ta)NCFP6d(1+jjo(z#T#cL^kb2BCk7QN?cc$I|b2ImtDAK>TVs~tbSAD(a4N8|!| zzf1k&gkNah6$vkr`M6;?>MQy{IQS+ZyvSKzi;4Gjb0^nhGmNgb<*hxfy)w01uX^-$L10=KckdbAim@@ajet1lKh|Xyl59mRWeZU-v}zgakS{TRbruk7N|ltwm-_ z@cj;gOd`#v(Z2uLisvcTDAp-1QN*ha(Zk28)Zd}lqjjiNkG25%K*RQ^Wwze-Ws3xhoS zPB32v`A<_uex-eo&kD*Q(Y~2}H4*7a`)K#dn5O|fVh2Fc4}I*X)XRSJx16VOi1mVY z_$d+T{gH@t3Rq6$pKEh5|K|{q|M^7ZpHFXDFOsjZnlI>)@=*k&w z-Z?WGXS99c_xqP74n4HRoOR@o4K-&a4ta>-9cH{^TZS*lpZ?_q+rPa1zMbJarN%;( z>{#P5ldPHpWvAMcEqm*Bk;!nZ`;Ry~3hzvhPF z#VGs8u0r{HY>S7yq|Qnm$~&C9$YVJVrxxV^%_Cu1yIw>8_7du6-d}Efu<`1~8OZz9 zZ8v*gY8z5}Ufc3~@4T|qklI%ueW|@Hw-9fL?#3YR{f*}~=8E3)+RE|@YuUnK z9$%{t+C)#7$2`;`b6A!;r1omnw<~?(`RWSt#dndJb-p-AkNHMBqfS1o?fFvkvBs<0 zW}r3w7KLrK-Ih@&%xh-ceptYX#$~DnL8{5*vBp>0wgxs7Nl|Ucd@cw4AKaTfQk?w3 zy^(jN(oTM!qI!>T^yh_RhJ)%xHS0eMURAY(c8K<$b?#Tx?7+ zO%=$29H=*#77m$65>YR4kfx9ohe?A%4U z7YymVy6r2!D@qjBj@;<;J1_69 zklY@58?1I~n>QmIQ+Ymcau&1qqA>2!mtnb#drD%!*jld8ex0leo)}B{_;F*s z?RCXH=S0$FU1!$i;UV@M(%)FL;8@qOesfmtp#q#)hg^Pj8(OtF_i)al9Fe|VTUb4^ zIosGAkGo9buF<%Z7oQNaVbe%olx8%nGSWvX!l`9{*lGl~_hl&;zT~OBl)V;54Da4$gkzECc z^DyH2KAZ(qSWVwB4})ZEy8->2*DgFO>RGb)*p^EQesC{GNbjuVQ)RdU-P%-e_*h#4 z(%?m>bZ%`*93Hgj65z2dNf|?rwO!pl=9T2{l1IFxUf1@@b#3plZNnFg3ePB#rukfI zQR;%_opXCSEU z)!m9r=RAPpT>jzQr@XJ?k7si30pxp_{PYSA3U1@=a$&>#6$mQ27RLy90Z{Z4q@l-P z|H&JV92JxxBc_0N@?if0Ng$vM5*V*~7m)E$c$$JXQIlVwIU2HS&TBL zE)`*T$qJMu_4X7CJgQ_AwXKtobP3lxNi~WvuH@~cHKo1<+V~QFotIiKAr&RpQ+2Zl zQ%WwP>J|~IO4=BwRaDO`c_(QbB&51z9%&mzm{-zGTAQe@E2&|k?GjR7a+sBMnFuRN z%9!ZoBCIOe#yB0KdTj|GE~T!Jkj9d;8E2CSEhX2J)+wsnN~TjmmxOc;s^#pnD@Eun zxrwxHq4k#(lhz|4+e^NWwoCPju%l!lX?-H>D(PWHH;b^_6g838pSl>HgG+NN=Ans7 zcOzRllUcE*^gHm#Ifuuo(yyZMIa7F?UwStp&gC~Vg>Tt>mCGv^D|VHCk11KPqx=u9*j9eb74b-S3@hU2PCoeIv|py5 zhxy<;ASjR6^^ge61^XnX(3G^0)@PF=>g!xyioja}yjmq`JOE z)fWq^LRkCA`Vp<+;z0FLSL`Z()fGET*(r?38R|BruLLQzg(-cUDRGS<%i`Q-KR;K8 ztkaq6TZH9T`2-|Z{&_@#uV2)Ta;{7qh;6>1e9-3Bl>M1C@t~uFtKXKtg}Ht(&_TU{ zs5%}Bbqrx6b0qYiMSA-_P8}a(bFE8iKKz86RO~e;eUy>5CTV4KY5dT&jv^=C9!J#? zs;Xl__e53Q8mKD!C?j$9yiNa9B#j4r;u}f-i(#ajnLQ2#Hqx3P(s!aMeK(9Wl(m(I z-1uKVc>BK3NQ+<~@a1vh=Cvnd<8R{?$au)^eFZab#g1XGu-sPc9d-v)1!CKTdDq6|oVTzlW;tz!7o9Dx1J?i^LviX0*NI#^$ zV-l%aRR4yN&hULBk^US;dYlIEHYmoVeu;D%sR2-cr8vOo_@=#m}pBh(uOb+Kh*c$Es^}{;+ON~B{aZyhpe+H^VRWJK{vTh>@l<(vfJS zBVnYOjKohTZ1NWY}LjFU?=oOk?`#^natJB=k@=0tjgk+^^Xd?VRg7DoENY|X7s zq@#=^6|prMX=@niQr6yHC(;>sA?jDe-e{z~VWiJ7rO!K&-p)u;5ucAn`g|DaQPhC< z6DQIwj3gEDlW3%$gpqQ=_ll55TYFD1l2k-dUZf(5@`Bns$SR-dMEWx$NkzhOJ3NNCgXjNUlD7gk=BNh-p3Z{cOq?MB&mr0Xr%ryQZM-4-A<%^j3gCtcQn%7 zVI*FadCxhKo?;}ai07h_o(m&2up;u1NB`xPw=Wm3cgk;8t7#qFhfHs^V%N_VoAfL8SNFVwqf)?|B5s z?ayFy%6C}pH~trVa*#FLDIDb?qrT-oP~_ZC=JICActgBXOUjFqC8v~Jbn+0d^kkfz z#+jm`+3><`)=4H=a$eC4%Ia3XNay@ThIp^f(jfOl4W|yDxii!{+hrR{l z5qlI;EW|-R4~kS@4r3RWJKRBoKw-p%vE@yRZ}{gQ?c~?R|5W?fbY4$8aW{{I8HTg}KR(pS`jLeH zam~Ee&F#&tYa3SJ|B`biFPPHbAAE3g;vZZz^tSl(q1MgoZr|M6y|#T*vpMnT1Apg( zNf~eCJD=#Zjy8kKUgy&vSO(65une3dzl(2r+UM+?vt&v8oW+Ny;>?+a zNhqP${)9Jc(j+_@^(OPrYW|tExvjclbRy-@9>JGAljkhCWELLtgpq%WFMy&xuO_^= z&zX}fT9w?Ao;7yXxJX(Dl5zUClHRt5&aQ~CexCGV$?QmZmtGg)JeZ1eo=JI^-xJ}y zn8A4^!{?S9Z}pTpOWLD#@?ciqALV+B&OxO{3w$iso3t@fDSPs=@$Sp&`yJmG<#pTS zhJ0_)m)Bf1Ys{?EHm;fTgMYnlgyu;I8YF; z?fVPjwf1;{cVRT`A5hzpC6_FU3`|ggU`46db(RTx?kiqtZqO~)-C96y|S-$Q}Y(n)zNVU|8$w~ z(?aHRN$t|ghR(k3W_$q#ky(ySZbeQnlrZF8%g}K-a;j5W;Z<+&$1g|b=QrUebdgW) z5Mzm-Vx3LVU}mjTU$q^b&6oGsT2~ryF0u2MPr|DI*8?%H@+G3dxqn; z(qA*au3<$Nd0qB&L)&dX-q1zm;xYIAdE^qW)raVv|8b*jTUq6d4OTV;{1 z5muYj6H2gfa)TW=?Dw#+;vRgT8z^@Q7la%`L&j*X!mniKdmS*{DEmSjX??YJXSSSd_5_?CD6^5skI zNCDe!Xl?GpivL?0w)FJ2USV_S=RP(pYfCZrewH)7wno|5q=@I26NSsttw5RV)I3ES zgJlSs1)1QPLaKXy!~EqJ&!1Oe_{lVnDubiR!O=Ov(Ujn5YH&17j#fy{q90hYreOD4 zKKsG1)~t*GG!_l^b9JGKe68(!F5?LRSzd0O&y1ma#lj_sUr$qQ>cBVQ)C{JrY*eU@ zC&7SAv)~Dn1|cIZ59}F~4UnZ;!;YBE9Fc*^S^_DUj7Lr@p!_EI)>+0!r^7=v5|sk1 zXjuJ!dT z$I07mCHE6p)`HfY)F2DX%JVBMRx`nPBVY0(&)vO!UCo_+n|igC*baV7$#B?^PF4Cg z>v+(hRcvUe#c7%8`#pxa3(Bw=FY=>3(0LTpa!)<@8C0G`;~sfMYXl_8yW&@ z3WplMn(YvY)TKtGBL!cvW329Ru6Lp)7+zUqsXm(R|EllVhw>&^9iM9X-;oc>8*V*; zd>ZL~Uv8g{ky0;V`8Ooq=hc*y*6=fUf?kRFWwtXk55e9 zGP-#=UV418`bNrkJe|iY!|}qZVtH}fHcT(tw(&S_x!-6QpAKuCjHgAoI@iYX=!S)P z^eyQ`!$yTVGwkSi^;I3l%dpMk#e1V+Cz#LUmEj*@Xfx}acK9Eu7e0L+XpG>S0}V^l z=H0#*w)=_qy>zHg%J#a}=4ff^ZJL;I-J%O*;B*>Yt^*$71)!{y;V|IGWMP)W^z zmp~y$ulqxf@P^OzlbeIkgO`W?2|enEb8p0h7av)8^o~<`EuDo*?+8_{9x`tW!en`g zpP|XQ=n0wrO=bo+e)}0laPFZ)Pxo#;>T55vqAeD^&amZ z<=qFF_axR?UI#o}-m{Q-e`1~GwZQ|EjRJSm8ca)pbOC<6e<6?M+=ZX3kF$<=&0(F@ zcQ-s-UJHb@B>^q(%Q4;#@T#-$o{I4v8$jPrV!Ri?%a%Wxat*Gn=QJ8V4cR)IzdXdp z|A1Ew-grv_S|0a0b9tQUoX*0NNo?@9>FxrrA`6deI=K3{W_LDym&SNp!#f*~Yd_$B zknYRiWvdsi3E}dlz_7FN?uzlcz^lqqjz?m=yTHqqzvp7SCkD{>>llv>kS$$Kga;uU#KEX6`nWfOTQB^EC0qM`KE`_hyy`6ao{I5a9zfr(W4tLC zRI;U8gm!oH*EImo?gNbE#Bn-iw({1*^gS_vzPHDCDKuub{B4c#st4e4jeEBo+Xmp> zALBhR0Pou|-q8Vg{}to$8=Gw9;M)0a{yGNW@$(s%ch>;C1u@oPS3vXGBHx9gPnz;O@fs zw;eWk0eoiQ$8tb4x5V_lYow9=TM#79>XQ$BtS4|b3j2T!glrE#7E5=0v%hZ>)18f< zP4|IVx_`jBPdrCiXAk+Efm@D4Eg09(XQ;0lKdbMXF@3kc&6qyh*x*@xkH_?twi(%9 ziu&d{`kqmJ_FP|n8rHvaGD3a){W!+^7jRp=b0u&YJzxd%V$ zE5(m#y87BK#`TrW6vEuRLkyhj|MysPZ>XlkJbIGbAZg?`$DA69ILeW=#To-Yr-I?f zHT$CcT;Zn!zEgq1&x`SK(sCTv+>7e-*We4s0kdLcAAdzhsF3@Aun`X(=f_EN%&I&%1OZy54fgblz(z8|M(`uaa{8-${!xn zKipwc|A-iWM2wHm7aW%~BV+uLF+NUGj!WW-KAN9Xgg-ABba=%dx+GQ-jq=|j{8a%3 zCnLutvFlBg|5o9L_WV|d&GNo2#(!IkkCT(*k|rJFr-dKZV%lL-|L7QhwD3dw86D$~ ziSfq>KO7&%#Q0-l{IN0pV`KbrG5)w1KkUhjm;^gopQpz7(aI)e{L^FlPj}eN&-fUBe2hOn#y=y*KO@FJBgQ{7#y>O0KQqQZE5<)7#y=~@pAh3u zi1EXbjuDgQ>=^&-82{{;{)sXE#29~Kj6W&HpA_TcBFS+{JW+|ZS4E7Eiy+4(O=XN< z8RJ(vY?gO&j6XTXpB&?#6XTx~&j5@ZnVfuaHBRG;w);7>J{!S>P|x zfMeES8Ll5`0X)5MWGln5-GRknhu~_A_$S2F5zvTPj!(~m|P#$5fiNqgi-mfyB<(1)l z{xOx;ioUm)dsX)Jzg719g_rT=x5=8fltk*An%M&zmHKUBtTA?kOUIjXW> zA658>$j^`8-shS!mD9pU|Bimmgf*#KICmDWDxF!0>|R7ifp`J9m#?2MuwTDaItbrK@4)9I1@MS2(# ze}%3g@t5bWxAWSZ-We~<>6!7WoSs=;lB;+8^|*SwuX_1nT)d;NcOCBmlw|v~AbcYq zys3^R8TAg5jC;r5qN@^jDnR&(S_9o|W(2w=js*sph`qDcN*P#f@G6_k@MSe6_ce78 z8d(#5D8`GzgIJ4Pu^xjQS4!d&m&5_Ccm=#m*MA&-%Kd)qo zyuu*XC@xTJP+Xk^ zSg*+Q9=?AwO)9q$@%Za1m2Xh|01=O&KBn?P#YYssrT7f76!}w`=RM{(h4UM+h**w2 z!c{&~v66_#EY&L4E3PEMSU0G=S@9i2oJ@DC%;kNk|I>;ODn6n3tm2P|c%1NSmH(oc zgFcfOgQX>i&@)!?9L4j9r(!Pxl~*e^636S_=7{%B^}kW^BZ>!zxDEY+%3oFFbNB>q z2cJ{f<07xCctQ^sw~4eEcZ;wKcj zSWW_+{$Z8BO2lo%w^jbJ;%^lB9yC#nxf6Ln=s!vEG(|3Yl&D2NPEu0jajbpdc}6)a@3Q` zyA-*KOX4D9Zddsp#V;#9M#NzF9hHBg_*=z45ih~JBRsNZJ)Nw0y5dCQ+p*V$%8M1( zDmD|FjOkYSTE&|cxin>>#h6d3{7;JiOx$P;mxN-vKU924@pnWF+6g=wXZR4s(Td}V zSKytC$_o@PR=kwhh4EG8t%~ne`~a~B`bz8B+#%BvLH6g!FU!+4?cjfx*pJV3k|zbHqKy zyr}XY74z_Ff%z#TehBAxmFFm4sQ7lpR^n~APgi*>@gq1Nsr-KwKc#q(xZjvZRQ{3T zFNqkdUQrptgGt=!KSSX8WjJNjU7CpV$ao^o6BR_952}b9|A`py>xdZN>xmez(ZytZ zZX}*+OdAnOV1hEP_7gFVZYN^g+(pE=coPxh-d-ZcxBWznYj+W=v9B5tf;2U-OCRm!(AX!{NlsP=4YS zC_k|a8;P*XHX;hyMTDL86Jbx=iLjepMA*ko zMA*SzBHDRB5$$^yaX<14$M(T#P!NaGPB16IQX<-GsN!%UJkd0QX(HNhoZ@&Q+Hrzn z1rhCurVy+mBJxbdY9iWqo?;yl=V4U6U_BA-y+RRHF73Wnv5|O|F{o<6HX`hxL$Qkp zd+1f{Cn7W36t@#$A3GFx5n(606>lQKUiK*NC06U6Gr;`@GVJGo;$1}8(cOv%iLj^p z6dxd>a1Sd!N`!qqruYOAcJ`#=AtLPUX~k!Wt1zA`9wx&6UQm3I2s?a9@d&ZW$nz`W z%amJ;c~#NS4q%@t#e5>{v{IGos}*Wti4W!UdH#qmVg@dU*RBJ6pJViggU z&yDJ3{3gP_<+>eMM;Ug`=VQcrBJ7>dxrnQXXr#4@jYQagi((rQ{Xnk!fnAi*A9@x0 ziD=Aiirb0kA3GFx5z$X}E8avzf7zqBm$)D8uPE33`6y2U{utku6476{b3FUWZX)^z zpKq~WJVZo)_&4Gx%!eSt{(natgE#F-Ang5Q;&@}uAi}<95MkF#h_L5o;uK@H5MjUX zC&F&!`W*K9Pn4^X4zU({H4$N#LsCH4Bj-KQ4rdTye@lq4yLCj^8%$;QUC0{rrvyyUEJ|!d^}x!agPuVIQ?b*u_dB?BQ}E?BE(A+MV-i*xsKc z?nFHi(av0&m+kvgBHHthM6@U8WUw9IMnwC~CZgTyiD<74M6}aT1N=0`Un1IRg31*{ zv{#+Vs0wMfHkCVwXulmQBP-I5`&B+bM0-B0@}oqw>$58Vkcjp@sfkI?`M42#RIDUVIu6~X_cQP!cLB; ze3S@#k^5N0FQ)y$ZpINIk0(~+e5CR`BJ60b%8kSYIPa*ujR?Eiqw-!ND)pes_Yq-d ze2z=~hlsGZ7gc_V2)j$sP7$6@g#D#e9!G>7&Q!UY2zy+m@>*gO`nk&e#1@?YRNg~` zo!+go+`nFi^SsJW5@EM5sQe-k_RA9^^CS1Ku;WoGr-`s<&bwv!Od{-hh03dluy4+{ zWq2=E}Vxo{BGh-oCj2v`&Jm;VU=GXq944fveEu9oCtlRi0BtnRIVbT zf7GkIf{1?7p>h`y{bh&BTt%4uX1~gEzq;Rj4Bd5A_X+HkR#{P1H6=~=+IywFa5Cx_ zLmtc&Zam&vk2TxxH=kR2WP80gn!Atj$jH(5FPlfgeZMmI&PkgR-M6d1(cja_?l^Wh z8Qm!+w%=HnIqrUArJ^^oFGFLv`-FL9|7(OF7${#yt84!|`Ko@6bmv9Fk6~|(+(Z7} zadVGWkHOw?*x@E6JIPUUO7t4_G0rIu_s(Hmm)qUlj#f91J>u@oH3)kqLHnZO3(DH( z9!VueHXZBt&hnnBc*Gn|Kf=9~%G$?>zq4D>Be&N zYCRoE;MmWjpZAJKf?Yl`@`!rq$zOzhs@lq{b?=ZK?=XFjZ5_VADP2&%{n)<`dknQ* z-Sz>4J%?g#@Nejc=<0AO?>_vM_3^J1kMIxn`nUq)W|9{n$x#^H@mex}9R%$4@el|2 zMBdX3dKU(>pR_B!k<%kZN#*52Nlvc_`FX36 zLQbCu#rX|b6C!7`2&MV86s{6sXnsRoy~*kK{u6qJ=iS6OTO?#$9+ELRSBo${k4pgO zY!zWb-U^0n6QLsS%Z&355vJsQk|FODp(>BpNIBPtFf+e?0TSKr@%?9Y{yYlTN)hVv zYvw_Cmk5jVW;4!p-f$?b&nu^}!{dISjd`^cc6w}+-aJ13%(-4v?=l5!$im(D!%`I8 zgM%WI!!JV$@4zvW6i?3-BoRA@&zvQMsYnQBMsjn_9G~E@4%oXbqz)v;6_>;Gjj4vRrDanEDd8W9Vj6Zpu z2*}OPU6kTkJRhx+yClW3;21l6}<$+l)FSb9(tjJQzyx#S`MoyJ**uLd0Jp9@n_?x)7V`v@q ze%+U_{QE@4cphP@_0mA=^H%GyuQCe$1*GdhI>~>hF4e%ahni1x~>UZfxP2%(sY1|}bS+EYjo?P;<85fTTEp+`KyZf{^htU zb%!x^?d?5i1izip=;}BS(WT|D-+x@$`defNr%TJ<5aa&rJ9HLlgLE`7I@*lu{(r~^ z&sz!eT^RNWubuox7yE5KZ*5n1=f>`)E7BXT7B5OmFDyPB(R5kp?|IbzoJeLI&Q?&xc2U3*1Sb6fkS zR`YjF<#jCA`PyqPJCl8QmnDlI>(a#wH}&*(Pi&**u4`%C(A3w_yRLUjS8EUa&|p2i zEm#-~$FONEjb? znwwjDddQkboz7yHrND(|9AEue7Ka;e^h4YJ&8xQHPuIGl;I zkXO0UB~D*^wMxGuQ;|;33s#~F7vg2;lBV`e%UjhXWPMwI%^F>>c71!Vu9t^p7IEbr zTfwh=f5Cf zvn>q@PLOShu@pn`r>=xy5QHySLNtx!iJM+UGcV6gZl zb7Bo$SJjbXMv4<(mD5=(5sFqw=A<)*tsd!?LB<!4 z*+|jVFl*~;&@|5CBf5Stvmc#p`M+u%!Qsv&46k5nO8hkeu@sg(Z@0l|2}|8zR||CG z@yh9My_Vkpbb3x1GS(zJUS4>0I8fQ+VMD>Sj#ra@yy)6uyt*7nAFnty?DelL*4^6S zFOoxpjw~cbkNDXtq{g~#B!FEl^oR^Mp?8)uW*9io$Qd$%o*hjr@b)`=$PWjIXaw}^ z*l8t<6Ftqx{6mGoh!bNptO&=HFeo}`g#O_<>CLt<(J8P$+*+7i{OIhRkT2OgGh;@> zgFLyl&cb6D-Rbz{c>O1LYUJ?8^lI>P_0>a8 z<7b`KhgVe*UKeDJ6V_Q?FFag*cR@~D643H?;@IUq0XdDIb(Xge9xm@i$Z1OgS{|Pb zy1aY{+4A>;7_S<i`tne(HV$=s7W&S& zogT6cOM>U-FLj17+YwHE?C(}zx$5J%K==C+W8TU@b=1e7T{p?{%JER^I!jUxd8b1k zvcv8z?pE;lF2p*UzZtP|90Ko28wj$^0w3bL<=BC8*m@bQJhtx;{G4hq`_TCEoDu$X zRy7eS1NZb>Fb4pMoeH1X_%Yp5{FtVz@3Aq)yxl56m~#jzbguv3W1WgHCFajxS0ePw zmH8dvcy7-wJ|k)Jq@F^)zea0#?!kqsr_Pb7YRSiKRScsxK2fsUmVk4?68?1e_e{ub5M*wC=9|8*Qto=FNx&` zoyl=rry|N99MeD8VN<`qE=A~BD*VR4gO(aPu2T`!KP1MFhH{;Xs83le|7D?a93`>W zbd+B%d^;xKF?WpbuS*en4i$bn@E95#@qp`8xQ^>exQ^>axQ^>QxGpIpTj;}e7nnj= zOQXX;9B~~4*Kyqi*Ku71dFKUBrc{Q}0mDGxsP|m_*yq#u@jKonD)Ss(hW^&5a$4kk zb9qEAka?G3{6ce!hWqi0%;zHfV)JN39%Q}~;g^`7MZyQ0V=A`+%TN=8kQmeR(Q-j7uNIdKH8-&E#=1*XF{x}0};ippmxP9|cwt5JEGqRi79W6VaC zuTp#`5f@1}s=QC}Gm8JL;s37q1NHw25k~nNm1UkD@--NB%lwTYB7Cyq9Q9v7Jj)pQ zt_-+A{jVhAW%PEH->>*l#ZM3`jk#atuPI7D!l1@6o9#NBi1thq(SFE+v{MBUB#ysq zhiW3~y^e_bttX;BR}oQvjYQN}8}U^C!k6Xgr;L1WCnCSQh{zWm(?@j(<`a<*>EA%f zAM(TV7V{c zhw`kT43u)BTx%%<8;MA?MX`;Da>}>??4peF_9{v}pxoOi19^YN^7Fok<>vj2^dBP1 zH;IVy)euqt4MdcqorwHzB_jVf5|QtZ5y#-WAR_YjeIoMbu^%8mX(IA7jfnK6UT0{% zA|Fy;kfpwmAE^h(QV*zqDIa7hAM&?@<$%14h`2Z35eOTp3iOBb}D*up({2x{M zWg^N^%6fplp+uBtg31*{l&enV#YB`(=JkUw^Pf@9?HVrgpHW^;LZd#J2aR&yr!t=x zu>6yzPffe7a?0e&%BfSPPp?d;Dk3U0E@=*x8N=dm=-kqpRZwQNs1J_~x;rqdZsiCs% z{KKsj5;>fPm=r5MO>8TX_hI@hVCeMq{F}<*$thXLma6I%pS&*;@^d~&zx=#bKsXg~ z6{O@g{_&?G_A>Ug`G}FEH6&|R@{k`?C+D{N>UP6F=K&n&+=D;4Uh0qDFL01Y>oocP zG`ND#;1~f<0}4x1gHx4=RJ3ThNexMTlf0sO9GA&)s%ZIQ2<0N=7vY6fYN#9+n}W|G z;nc9y9}uJX3H(G&2fY-YR!<34c=wVsoJadgcnRb^8F~yJhFIQzvfy-8_<8$0bVqkKEpsKA|-yz_AzD7zqrZ`Q>(+~6^sr62(ft-WDb@UC8F zDcEq$hKT-gt!_i;yhhJ_*Dw5)*uS$ioE^jI0xO~~Nivea}*!>IbbckT8PsnHNH}fQ%aORA&pC!vJ8(RibZ=}F1tGiQkmdPd3Fm{H@ zn|I0tFAx6;=b6N|lHx(Z>45z|ji38I-VXV%H*6>)sG|-$FJK^lHyxf{-1!2pYriqs zFD%}>_%O+TTP-1xaUkk%hoMkSbQEydI`}v~(LVcTdlioR1YA+!$9r_TDLw>${mYEM z{k!l9NFknXI!HCVu;Dej%Uc0C8;_s}g8`u7?5HZsP$djQ_;G2Ua4 zY0K7GeGkEd`Lpg-9PlF)>ulIR!NYx1vkKRPyx+v_t302izI^}5!6}UcOkp!K04Gd2h+u^w_Ip4-IwsQad2oZf_ zAK$dta{L9yHVzKu8Q1JA_3{eBTz#wX5Vit-)W_RFtB-eZ)Wi1>+;Z$fIU3>5 za^R6gP!5&}=?3ly^l^THb@q_x6wkDkBD3%q3IEafFWCnxFg_pFJdWd?y>_7YKh!KyfXB?Ttou9N(e3j_*ia$9I~p<2y*#@tq;xRj~bi zM+*xb*P3@7*S2>Z-wASTqz$C;D}yynh{!qe-aZTu-@!4S`wq^R^W|9{`5ZI2mTq`& zVlVRjms;7*=9%Yl>of2byfE~vEyvOGwf~L>nPW}!nILPB$a*8PUnbC*MiX(e9IyUo zEAjycc{PeWUr}yQT&38mc$wl=itkk1sd$UxUd1~VKdbnl;^T_XEB;cE;}Fy5yF}tV zBDzU~%Ig*7879n?9}ALqy&|7daV?4utNdxjgTxYyr7Hgm5ta3%%FhsCK0i~LU-waO z0%H-8Juh*xZ;Qb@0HmL$Khl$Wh5ic4&`bNEKDvx&_J}9#1*B~=KB@nYy?24ns=Cs~ z&v`Go120K{aH$O!l@{fWA|NCL5Db?TP!X^sB!M>&LYf2xVrvvoXqi^jRtsr|v7Odl zyw+Nkw)(I3-m#*7ZN0ROtlyD%-dQAOC8BgTTFNx46W8=^xW8;X=P{tqr#}Oef;hd)7 zz@Nky^i=AD|HVYmRYd4XE8R$hz7C~#6QNhi8SNNU-8Cm0mQ{YLJ63e4pndnr{q6gU zD!O;Kr%&!b*wLOIzW2~QqmTLVgZH$jhjDay_ssOL^gP6B&`)Njho{$gCmZhRe(9wn zyN~RTkMn=R@J{YOVsz~Hr-;AZWnDAV&+M)I^Q)~)4K)-kSmPDVvwr)7Pq#yGJLtF{ z* z{nMo)aEbcgBlRbLK|9MDF+8-t`|9p}qmK=UgW4MhB3Fp;m=e54JfJ3Q}H(sxMO7E`hZrGC@Jmh8cf-t@cAxAAXs z!}V`nqW&Y#cXfLjC;M#gP8ZGVuI`riWaI>xpe7UA4msnB&ZAx|n#G z^bT8KVvv0NNcuHT_jyC{xDI{Q1UhZ_mGe9NA?OfK5{K{ybL?y39RCoUf;sj-!5ik- z^U)cOKZKvy8PfNSWyjIykN=V`c8>iv_>14mp0u4~m!k!9l1rucoz0J$aE@JuwBAc4 zW{&-X@Tha_FCt8xW50so+Bx>$Vu&MoKeQxo7S3ofD(TbMylXrWV|AbLM#eE1YQ+Ralv77yu_`D^lMv2n1@xIn3a7Myi_Q{R!WmU?3nQH^oG}GFE-sNH zoHM-KUy+rY;2HS+Qpt&*0NMYYD6`~bmXp_?hsGzT(4Oeeg=NX9wCD7{9v+g@XfN>M zUqaH8=WtzNzf{&aTnE_yF!)*1jgC8MpLwh3;AJUUvuV%j{{&)^RZe?O|2TAK&7(c9 z|5Dm7pdGpwQD_nO)(m(Ve*JxLmL*hv=UC9GJH?UK*nu{jS;>+eu#S%RQj*I({Laq= zlJ^?Pl_}N{|6Vd;2dWBRVl}ysL1Mv0A-}#Y)lztpyssEuTVXZg#eC$B0SM+nn$;F z$pc1Bz<*Ltjl~l1pETgjCY$~eX44lLa0->cX47+lj#MmCsHs>`s4RGYtmA1QvcLp9 zHtK0?=xGtNX|8yhE3sV=c$ypaG&l6bVJ&~P6Hd@2mOcPg7*?hSx@YEJ~ zl1q@TnpGM+RHeV;>T8lUj|a8R?0lvrSYH|l+zP0o3i;_f&nX&`Z=K|WFv%bg^=X) zRZPewPDo1vPnU$AAPpfK(qN8u`CEd7l#=YcBJjAydi08BGYdZKsQ+Rh^2NbO%6;+WM7+L zi%nCFKfm)Afu3tsPhIgKM*7->c^gy@n$E)6t7P*axj1{Dl8u8Nr?4f{gXU8BgAxcA z(G7kYx$NI3(hPK-1bQB(9P|OOftpb6SG8>>lm~)9B@|0GdV|kkFfS(9#iH4OKfm*z z1GO(&wZ$(n{1;VE^`LLk-yg&uqBrPja*t^?HxIgoTuU~3MP*DIFFr9tw|?g@gAisU zZOKUpGo%9;JCGj4TIM@nyPphsf*Uh&76 z%Jt&wl-q3fUHP{-QTsrk@|LK|TLP65wSz&_O1M=c`?Fb3F<$;a|MdPv`SJe4`(HF< zpr0CoCvglepO_6N^mTQKB2F_ymr31G{gcx?x@5go3ml^dyYESnaAhT%f119K-3c1YFB2-Ht^3>z zcPp2PR{k`V=L>_S8-;F24hk+FS{65w<{`VdV_rH2gY>(xlIB)L_96n}F!CPd`=*ygQ zlN0aW;ELLC)~=VubsW=hO%9;0@OCE?O$U4 zlEt$Z&z@b0Y0c32ftbH(&PR7g+`B`v%?ajwa@rUgVC$ZAnI=4<`M_Ot<@zJ>?#Q zTV{qGhg&plS7-T4qpP0}XZ7^=5Zp4u{BbXGFGAbK$XeE z^Y?T7y>mW#I8u_==K7aTsGL?=Ij5naeA38>{C&B8<%BA-qV6x!&wD1#Sv+Ui>^TkP zlcU@R^ZZMvEZ!IirIo9yCj3N^2olR zzNx;YrmY^^d6%zz1JAix7ws(KHp<$n=2v*Mu4rqiZ>vqqC7E0<8m>$y7aN@$T5)co zw{rQS74yxCYAzTiFSsXjo}SkiuAh!9!(Oy<$-3p+=Wg4u0ea|hX?aCu)z;RAwuY@u zdWsyKmtE0RURT$GGZyVFuYJ5U+(q$dS87dcni|@WmTk4}y6?=j%^OG}iJQ$a-cBub!Q}ZULmX)i>4dFanKRYd5cGuCK2X(wsU+EfVM= z1pl^PGOkDD1&hR&m1Ep=!Qz$6CAIUGlrOGnZCi=VYeg}J6=lj~oL4!&rDbc&inf}z zZLQw?<;!u@pk(iox!YRH8|z!zoIH6BuMkh%WkWCd;*=#0j(MqqmwsG?$36etLd5+dLDR7${*ro)w zsex@;U^^$Uog3Ju2e$Jhtnh)J!%FP^`2 zrDtx6cB>0m%j;|FabRfp05{gxw6L9%u%W7H>lKalbsOvJoMMBon!2D-3pPT?Rnr;z z7og1ekk7M~#HniYw$(JMR%WQP$%0jGlE>f4UcKzn(c?m$y*ehPHhQYIw`~^?bSkx^ zE4p+K=is&B&{@_i^Yk&#R&3qSc12A~eQ^0QlgVRcg^4!rTx<`rd9vc7ii-IwR`3DX zzP_fl-otZ0StKKmnTBm&LCdP-ZfSGfw|Zds`Q6vP z6n@(NoxBo;=!W-Zb@H?S&BUcF^!JvubJ<4`L$m@}x)giAmvwm{8Ms@b!aR{d`9)~IViVKH&`r>8!dqaD& zTI@NkYyj;!tr16g?dwh|Hr-)gGIZn{CZsak(U22qu=TAHa--i5y}6@N51rXJcHa{r z$9c2%2qb*t2VHoxp^WK|zB5CG89knm(c?wturj_{LQY?=?NGw)ru9g{ilDdGgQXqE zP*L#x5IVV?lF-%dQiiV1tG!29k*|@^3tp=HJP94N+ZS=j?5Ky#NarVX4nE{UC#QEA zIz~FO5odP0v;!ZyhsR2VZf>t2bQQ_Sr|&=Z5TZ@Oj0X0@7&BGTf{xD1+I!k%FbzmK z_BpJv1N&^pFt-+%N6XE+{poO_4F4G3eEhlkZUb$Hx?v3_3gA7W?>HRjpZXXVt8XRj zu0Gz*#6FERHhv9oaOKjFE3-mCD|bbP9M`P$CU+o1?$>?D-I*cBX|&$-eLF)g-G|)I zGURT9TyN<;ks-%>E_(}?=kmDuG6osZn;g&UapmgzkXw`?_vt?5xJSm-_X6bRAx6ld!t=vyDf_%xGvvN< zdhdIqAA=nJH(UQR&ggw_^ea(;(*Zr;78_jfu zCLwzb!{^lIl9A}^{OPtJQg|>N)7yE{4jbw3d46=1-}AiaD8J|V&{2NR^Pr>rp65SD z`905jj`Dk+?;Pd#JkL4G?|FW6l;88b<|x1C`OHy%&-0k0{6QJJx48p3G~BBltsj|t zw})i#(U>`g=Ql_Fqj7Q!E}+cdqp@)e&wGygALelR{0z_F^JJ0G@O7f>;rY=~J{J^+ChnDH@JmA`Y&?%T>VISge^ds4R0e-^27h!0e@q5{ zOa}k-3_coN$HZ|Xc{F}#L>&{yEhJI?nGTof8=Ju&o56oq20bo=cHi98XBQP2v3R7% zL;hrGzu3MS!xlU=aW9je5;9?n<7k+4xax#4MZ59V$XiRlnH;3$0I4pH}qhS=TV0A5buD}Mt_N% zOG-YUoI*VBJi(DPpTt5u-}d{%$Pf3vtNb$IkMMr3wBf(QJEnB0@K5u)Bm8%ISur>M zrQSP~X3Z(Y^EO`T1wxPVW-47R^l0xwrRNDf##^KG2BA;)c;7gJls;G?o{x5=R}244 z??Vwj>U(rePOYa$O@srK%X>dRokN&1T1h^Jam?Hgr^wB`QaEx+Njn#rIa(k`9@pl631i9!b}pBaw8?7=xr!#^@uRdW<`YW5$Rh-TE49B(IlIMp2VF zzDP%BN;()*q`NzsNZK7oB;9iak*<-kLptcFA+63daW7N)l!%NG(jgcfB;kw;l8lT9 zs)I8YC_W<7vhMg_z>SRjq2BVXp0~>LN)@Ln@|mOiaz%b`k><0MhYHW$UTmqJivc0N z3t~X_B8YsO$ErL$b-?%Nc^hz-b4-A2!zfp-$Y+xD3Pl7ZbiLvx#VZs)ptwizM#Wnc zKc#qw;sc7`Qv9XjF~ye^2jT%|Jh&Z^$n%(pQxv(siFBEwoNoe}Z6V$FDSk}xQ;K&f zvW=shoc{s*o6 zC_b8uIA21}D;cKr1Vw(6^Zb!{N-tNeR%}wdQt^X|{1#>Sw<~g^6VEMq zMCm6LpCR`1yx%B&LNN!QCGJtNL(&rz&mrQWn6LCo#X7~!M08-?#QV{^niiRh|+UFm;Q{Hfv#M07=8QW^{H#9yJ}P~u2Dk4m4bc!AQgRyA|&zqAU1qrGKROE5#Ry==!~^bUwb1nXciAqloAVPExu|u}bk0 zA{vnmN^eu#qj)`Wg6I9S(swG}N1TMQ2Bn`;d_nO)iRcoZR5}-RoADZ|SV}|}a)Q#c z6_+YrN<0_iTuN_Oyo!j9Rj7?^c|lIG;El zePX3+6NsLL%A=y!xbF zkoOp#`)bm7zSBfJzs*EEr`w5m9y^G5?)DP#d|gjGQ_pL9m**WOJr3;v5%vErBI^15 zMAYktiKxHdA)=l>PDFkD2@&ymYa;5?F(T^C2_ou+=L1o`IYg9OiimRHxE}Ml zlvoKl80HI_J;59zehL&*MC4PkVhIuX#Xdi=l!$yAqd1m`{NvXiaUv1<$bJZMIuZFf zORo?1l+e%rUD~Kphj@7dq+liw+?;}K%+oy;qudfhMPTwb@eB>@2 zl*=DUqdejXAj)9~5&187=OEwbkVbynJ9FwuBY$@gk*^;nB0p~>mgBultnj=a5s`1l ziO8=UqzBx}G%h?>6O2JwiS{ zs`Ph=$j>gNUmzl1r92r3%L(}_&pGH3q>;~4iJ+$wk>6EHuOuSh8C6H32KL^&0+{1JW$5#`1C3er=FD7VE*R}oQuoWmx+ zk%)5Kt@K_Z%JZ<&pC`Cg$Ddlf`!ORUa8~iCaF{c5iU(Ja#}o` zts~au!Jv*SvcBQZXgIj%*EKlL=(li=qkZ?{_RgTo zK;S&1uam*IeB7RA#3nP2rpSw*yPh(MBtO>U&(g)7XLJ=AImsv4YUX4&0K)T(*3y3m zoy>Vg-+}Lhxig3d*d)p?p(Zwb2|3Rwc|YhU@t4J)Yy_D7706}NIr~=r+>W0dKlvB` zRakNl;K$1|7YV`jWuIqU=Y9@9UhZc6_+EZ101S#3q_U>12CrW!h^%v|)a&;b+Rvjs z(T|N#)=b)S`i()Wmo=Mq9GJsbOIF!P{1%jE&EH8KKcegfkKh+6NRnU4!Rh}0g`e0> zK0U@i1^WQB{MNxs$vT3|7)u(y>HN+=BKZUV2-3fd*7$*&t{TX`i+`CYIdJ_|1OHP< z!`**X;ms6Y$E3s#lobvovzn2LA2@tf;m1kV{2U_j1E0LAsKN8sQx6VuD7=XNYM&9- zEmsv*kgPMzbRkC4Jine%!|5-D&r{0=!)q-36?q#CRad+Ryl=pTmCZlE*W4f(YdTQv z3GXS(yOFOv<*hY5Y7&1RDP*qlgvnlzWbC{Ar6F^r zVgBAS$N8H>W|cRLVS30M@p-nd;Vs4>%AH`~ScexR{%`JB2j5>*#IqE#M&f*j3Fvud zn}Z&5+=Cu+?M+sB_9m-*_a>_X_wOwq^n8cRV;%Ge1|0doBN&R`;ZKr#u2$t=D#74vlS#rE>~c_(?J*H0P|q_Q zRKZY3EXgbx<~ks^dz|qw#*_fclQ6(^BX3>oIhdGo=LzpYw!|}&F0Ug{5cOle%7q4 z_YkM>htB@_m(N~yX(ATCHa08a$4|b0{K)e`?H1}~rLGa`6{R|a>iB?>e8s1~Yd$c3 z)Pz{VIRoJHzJCRygZNCCvqxeyXW7Iz5UIYRKbf(f6p8UChzU7L3Mpt}RO=dN9IBiM?C<&)M) z*qlc;TV1xbU?;4*Kit_$*|Z+9YN+G3LZry-gf(o5;?`|#&D+`}p^KVe3zH>Vvn8M< ztsAi`roI(>9~)Y%s6cSg-D<{*1lx3&w)9+8vTkit4!U-0YRMc^=$D*2`AV zaBDrcv^OxllJaGe2`ISb^Dp)mVh`{-rtxjP5k1@h9PC9$zm3HgY}b|CU`Dw2mc9OA z0d6ZOWy1`E?(m_I%==%v7nQH~V6W+Rv)6Ql^ZsXdAmDfSMqqsFjxB99>#^^xt;Jy4 z+PJmL8!t6^{QA~bPd4qyelN*g$xO#BsGV=O%{>@u#D^ogpPE-@Oe)Mc+lv~ha(H)& z$&}Mx7gnj^dlG-ICpQr?nc>O4wa}9niBcRgkNqMU5@$?}K*JG11AF zV(@JF!h2BXsp2*`JV%Qf8y3;2mR=(k1U(E#mI*$2L?4nSVLI91odtnU!QC3G&(aoM z_qSrrI?F3GHdl-b*QiJNwiU5_J^`WWdH)q_YG_X7{;OdSXZ{$&5(rJt`>i;}6&l`` zg{c%NceXWLbISJ08tUZ$mNld?^$-}+s{_i!V?zdgMF#!B4Ep1sSw?&xaZPLZ^&y`d z_Cv<3Tnt||V$)sLVwdHLhHs8wxnyfg-No!v&PAVc>G~GaWn{m2QIoM_6KhMGb`8ZR z7OXi7+N_h62wrKjb}SEBU4?k(VJ?e#kcWD^iHHht4H5NoFA?qE{X`Vh#YFhy+A;bQ zKK$K68vgDg!ry&F`1=(R{68zdKQfB^5+e8uiQum#!hf6cKcM_OhzOUp5a+C!Ir9D( zZzK&w6a=Bl!6z3|+Df^ILqjZyEyQ16y20r&IQm@Pz0-0}| zGya;o|3L9s#osD&?2-QL-C3hhhe=OToTIozk?VQMm$h@yzmGKVUlsp9Mec{AyUhJT zK8A)bhWBGB5wxs<1I|`@iQ*c?O^Q1d_bSRW(>!2ym{epC7D;9$i@elW@ zN>5k$36mzBW9Amk@9WM*PMSE;NWT7DWWqF&uQ3@F+XR>pVGlF?0>#{SLXRmlaOP!a z>dfpBXLh!`-kqJDx#7sxBlXdl$L?#QGml4P#A{=9)u zSpIe{`UvKt?X2Pv%tarmKY|)zXP&LgjG(lw%g$bBp1p@w;vwd9j9)X)_+D6NpdoY( z<{9(Qc0}hHrPbGY#%CZM%rg$A=y`Op^Nc=S@}V@CXZ$kQm}h*9EpATs6@YM_aT5hU zOeZtX_;WNPI?u=!T<00tnD#l(_)W<5InVfQCauRj<5%Ft%l#MpV4m@FfY+L5JQKpb z%`vwX!^}vy|UPi0TGforo zen`hT&-g2ci+M&)*V=i;d4`4Z?kiWuP{2DJow(sCEga~8z%<++k$+PTvhJ=s|HH0hBJ+ltDmD^&Lv8wet~m| zoV=Ax{i2yl#N@4H>g{&&w(#GX0-agxlsvwZVR9~4^7t-!iVk2dSMvC7!>lWmJiaF~ zmG~vYYb=x;*NMe+q2#zuESjmr`w%n9xzYY#P&b2YmD$4YSY~9NQKu50vCPOk<4QAI z_&dvdmz^y{-+B1IAvOP)E&LxfTgb+OhLztny}93j3KH|qX3aj;6TnY>1pXhhh4bn! zZ>X(byJ98&FPZY+I$OAERX0mXPOaXT5gy1fr{-)H`LcOZgt1>-!b&u)6 z&pFeBlited!Ct2P-stq;ahc}ZuakbKG+Fr8O$f@!$C7!|yq+_Ir#SIqD%9UUjd+UF zg^26A=u{uad2~+nR3;E*#_-e|r~iA?gQqqZ$Qj>o`tyRN7nN3&P8~me{FKtk6DLib zIC=8)(y=&-upVc=zN>Ui`SK+b>bI<~udA!CJA3N7>1VIUNzb+E(iSv0tvKHpo~BQk zJo&QHv$wRRw{2MutZm+QKIZ%}-*fhssh~GBZmnrMyJmgE`K>sBc0)6rAhMzP@~LOH zHlJOG@AI=amY%(AV(HmfS#bWwrfuiJx?#h%COJX*>{c@s-3m8ODFw81A~4HTDq?g3 zIhZGu2~bwjQ<^aBWtvr#yR(A-Yv%&_@($+udYKF4%RZC;=FYwhT8@mVK$g?nZ6**M zRP=z@58}8M4acEegPxC=k@%$?`a@ze<;bHs6Mr20dOf*`kjV_Uz$yXHe1DrgOYU6E z;*#Fy0xL4~l~I?CyrXXp?5@7u(6=3KL-5BuV7QF`#rSigAZPth#T0l#6a!;< zyWryLYlOa1xG^0VE)UZ2aoDXNSiMSk`j{7(83PnR9_-;lOWKYiw9Vr&@Zy!vw{{aAcVj;g9+d6$#VH2Jed~h{JHV#_F@Q zMc4hUmQto_Ta4zul z(7WiJltItTpjTzkbs6-w40>+{eKTm55#L9>%>|lXr85=C*NVJy{_oEOGHA|=y_tEy zmFn+GBI@|HL{yfK5mA@#AfnRWOGKf*p#0;?=evM>4&RW!fC&E_R-%92#Yz5^%Ksv9 zm}$fRF%Rf@ZzY!WAd=-+{zr0 zej-hYWMvYZxyKT*VbulL({Uu2!y4M5rGMpWAVR7<2z;hGuksn-u$o+PUtNBqt?`Sz#9fT}#-Xmp$nYGr!%3+&K*ar~@hCK{;kh7Mp z{kpo_^Dg{r`|L@}PmCUESU8Pw8&$Zl5;p_fHr1D2Gt@AmmA5df56R z;Bx332)qI598ftR$a{voJyiikwa&o6ne{+xJpiWtTqlD_s-}dVK1>Mcv+Zm$N%}qO5GuLM! z#N>qoK|N8CS2k>Yrr$76utyX%GJd>c1?N-?P&JoOgpC&T$^4^b?Sdn>o&(kv4lNxe6q1_EK_oDc;v!$_n_FInLz$u>AplSx@38 zVYgK#{^GOam&?^4cDgga7Wn`Mdmi~i86#uQ@e_abr&F4J3orL7h+!HumlA*VN5QS& zaX-;28PTs|xtG|MWJY@Z<}F(4B`y~t(QgGV97|jwL{7hjux}R+1^pH+0kK0ErTtdG zzEkXD`tt(uM0@f91TeN=1vytHp9XQl%jUG1q>LwANy?@entY+BdD-OUe+)l~_b2B8 z29zdtCHc)E!S4|(a_JH1%KtjWu1)?HkV++|@o>I@Jk=^`_KptxXXI1T>>cF?j+Zoh zM+fpW@TA>4%B3;MvVm|)l_uwJq7I%Uk+gHVJdPq+c@g<9B&&EB#lR`_vYch)4djl| z7ReH*GLp|*$-#`j|5wV$r$XnDE`~Q6(J&vMe&;ec zl<@2TxZVoa*n!KvA+zXhvPcuagii2X2Y(eYmF1m5S~`%?{|E&D^t?Mr0(~nTXUdsI5x?CSc2uP;e!$^ zgdsAcdaHO$OR&@6r(`VyxYhOe>A>TV@sv9%UZ#teHT1$=z;NZWLiIzq7S8{TBgKQj zjMQ&JsRayZJ|bccp7A?*99YTa^gBPMIc7Y~j~Ugi-UuEc=C6 z&E}eMdrP?P6CGstj}Gps2|iGp15KItjdRCo|M1rEp@9Mj+P$x$VwlSbB4hTTI@gYm za6@twFuUFnZdc{@*waE%Zz%sX%2w)uzI<8M_^K7d){BO16AjxDnu!Jix>RYl6*N}P z(tMa{_=M6}oMp&hn5$H2R%@D4`3-;mC&ueOJV`N64stxz`S^eA!hK8U)lYo}F}l1V zW6}Hgzwb(J-KL9X)Y+yhqmQ~x_Y1y1adBnLcecttuw2q4e8r?E?SagxAO+~bK48B!>y|({}x>^f5pmmR{Ye~N#H?`PVo1*{MX*9 z8tj6Vz}#7D6S~>fVhWenzv_*v!dy{vc~BF?K`x8+qMN&g5w0O{H`@v;x`jN9b)bb? zbc0R1JzOW9gGh;@aH9^Zc+-MK3zl)KPPj$KR$5uY(bv2^z9~f;KOya&YNLLo-mlkI zzonViJd3O9)WwPjJvp{Bnc=!^4aQW&oP}R^9mh%pkb>J8_@fN} z7~Wj`x%xOr){H-EtUj*$apk@WnqgRD<=D=+a=!-6_R1P7w*wBYTml5sW{s8Wgo7(L z6-00P?#Phi*$Aap8PMwceuf;+nqAwATvvwN5BdoAFBx*b?n7UHxZ{6NU*@5LFt4n! z@f({V_eIFD4YtP0Rb-t_%Y<*bUcAotJs9JU5*G2e&9t@m}P_hS(@>phlH1ofW#eytyR z{60MW#Bs1z?#i-u%6$r>g16D4#_~A)>xR1@orqf?!*Dqb&3w+mA4kKiACi>?MvitG z%X>LP-$pVfDo>a)+{ zCsLmGc{0^dAOGH!A$I}RyzH_zd<$Jx87)bpxQuhn1Z!q!;y48&DnBqoUM4jI4{=CGVSn0Jw7kGCnZRGoT4@da@y`xIA?^1~R z{O?M$&J?1)o{Z1~y(~nY@t-C9Lb=0%bd}IW9(PfbE)}}iJ4fkxLJ#sTi13k18An&z z3-IKFMZfCg2E2uHCs)la2S;nQt15h3ME#c;lUL%%`1L`}(LeftYbQvG@Ft zv(EN}8E)foKi-Uf=d(>5GCtVEE%Q@N9Ni(^;9@u7L_f^LDf}d}62Zq<$j`XEjV*c} zGM{yim<5c@&~rUzWBCGUAfH4cpP(2DcO(%935`|vvlZc0p6KZ&Cb|BK!Z;^MK-y6kk!~$phpMQ9MhLOBm>Wp5j48-V;f8-v3A(rg(-T z`!#f*ttfY?fqt*jn-xEx_(4V9$4-B@D&DF1pyI>CB>JODbCD2cDZDPF|D@PW#Osk~ zGEm=8#di|%T6?$BlZbe&lqp@McnJ}W=LV%OSG<~t!ria*jYKq3w<>+VqO2>$NAUNQ zK1w_d@l;ywK0&=gokY^Jai@r`j0Yxj{bYwTfJv#Jf9Ml)grB9}$h-ElPh@ z@hghoAfnP8Rk};@4~nlUW+885XdH2HvxIxP;zZ&UoXe*4QpL*@wJh4_7ea)_6d zLz$KX;sp^e23qnL@soT5UFE@@@g$aMejvUbo}neZh6?hi2d*_F z|1KgD%kwBmbG(J+_JYzJS7H84m^AI2QpddBIZ=})O`bAYwKF|mI5FkKl(PezGT|hYlTc10I5UKkqnsS& ztOIA7a8k-iDQ7u26NFQ$oKoe?2j|_wDN|0Fa;AebMmQbH=}^u%aNY?{-cj5I(`-^i zn@Q6Ma7&cy1zbN#@|M0Dmd`72~f2e-5iLr6x;TtQ+GkkOP{XzI%li{20 zt08^p9^VOTwYcIWERhBeVI8`Mp^@{9$VX%MjJVHCKbxT+?s|jHfN^`C9^tG}5BCWy z`}3Pt71?2aj{66zOX9YL*GVGE3%wN#n!MlFCt9S10P8U@$=Mb-&oqPFf z?Ct4i8@i#DzwWwiR|nU1BL^GW_ZGe8YVRt*HFZ#@ya;C98 zy>sudU14Z89+tPd7hchVyahWu+MC<4Ha`Bi(Gcq*y3*mk5b9#St#)=VM8jcvR+mL3 z=--ru4bRl%x9^P~%Z?xNSi4aId!Nlg-C1A|bvK*W?Qv0mQT#8dGP!J6O1IQ%I7J@CAI-sqnAu@H&;Z$m!u6CrZ)%gA|Jh=PJe z^RP1g86i>y%Sb#cL~;Ii5dFk+amJ)1pZ$i!PlXtk&yR=1&qQoQLHPps`ME@()Jy&l z()}2IqASjr_V<%>d9qn9FE#XX`FY{zo`5x$J08w)bDCQ6f=&>SUG`JT-XyYDL(0e5 zY9Nx!`ThidHJ9z@enwLNW&HZNW%!NdvKtLu{{bSoj_*{+Hcg=HAaJ}~4)yxEf2FJ! z|2T+bOEI{R+R2FJegr~Z?mJ9~+LBNLJ_fq*d4%U*MJpGV z7bV!2C}u~*my#SNk`p0hB)?}Q>k5xi+4snZ9jG3}T=###C_>BN=B=#()ja5WhM>Gg zgupZv*U-Z&`0*yw*14J?h|X7x&NgpIH9hipE}c>9{3IMoB*KGy6OYCcW)6gI1;h?) z8jAHioCRsTdMcuNDy*L2{FLk@S@i931O&K9_*T0c$iiX$}4Y4^4@pMLYZ$^mxax;4N1|befN*PH$jga*5 z`^`voS}BuHof=w;H{>t$bhqQ_cY&w7qn_>#J$;<&zb&4|OGx~}Ga-FD>gn6oQ^`)_ zhc!KR;CspLXxuZZ0Yh#hDczMN#RlVCVMwEYFan*0$tpt0Ki z1xUTw)%NDnrYyVYKHJ{r)Wm(K5Ixw5qMolP4XLmD=9G;EM)<{Ai2Gcg}B;prxp<}*iQkxvGVrAHZ3 zzK+!@@c$xQZYcW4()aomD=(V2XxZh{#!nhQY3&^cgkCZ$0 z^}>BFec#yJu=Vd;`YtNc9@@h`mcGC0`AZj9uI}ysn#Gr<7hk$*@uh2G!#qD&{r)}Q zzcik=VfO0Pi*Ns`tRufLtLpZLZ~wuO`1%KRU3q-uEQ||;>mS=dWAE~gDVi%|IjkLz}wW5C4O+#e;Y?t*phP>v)Q}gt6fZM+?wm_>kL~WFOJ67(zo@! zO_C6q1d}u`uBcot$utFF*AFjSd1=-B9`uE)+%+0Cb#f^f>lF)ITun@>s=W0ml(w3-ZLJv#-bJcvTUA};VyV|# z*egzS?FGcqw<2vi6>#j)@?1d^(JC`4ua?!rv){wcu=IS*xdzoO}mL@ zL(}4|wVQQedoN4kk?L|eSkJ57*3wen)P^U~sFo+dSQl@-LIV+{OX}+ywrx?DWh<)Y z&$k5;S^G}e?V>;;7=2usee32eyJTr}6}pKuc}tg7U9@Kc8BF)>zahQuwi4`NuxwBA|NgoRhbB(V9FP0rm}u%JfjU&P@!b) z|J!%@JBItcS7CfFc4dEbsckQgT{iaE?Amv;>KtD`(w8$o>_O@}>r!46=JMF9bl0A{ zJoYsETA$4?*1mY`f%c{I&H7_{`_lPZJob9uj6e2{`|`IxtD| zyg07zGyactd<9Ncu{_k%v$wkfwAd$ zSBBhFFnUYxj10Ld$c+iKh2>F|A=d^uwsF>g6th|7tUJHca&2M55o|FVVR7qK^XZuD zMVeW!Fd7ont1B|}wE7-|9R1j`KXV|?`>}-pck=khTTfiM!ARsTxLaf89)ktZVNhZ|4!PdeW&c9; zS-Hm{$Goz}M&W00bMwW+di5>{F&*#3pG^m%9kf-jdX31mKREiVl^COdnwO!3&)jIx zY@?_zg+GP~=fHds0-Wx##<5x_LD&7iV_i0uR(R8cKx{6VDD<{Y+l^ctlOct!18CRu zwk|u$@3{^;%I~@EI?C_4&N|BPxvo0O@41dT%I~>uI?C_4PCCl(xh^`&@3{^-%I~@E zIm%~?6dJBeb`94ZyCxp#J+nUA@m3?nb;Q)b`f3cHh|t9432|vou!V-}j@h=bI`N(T zTI+<_uXoo8voG(i6P_z{j;tG^KE68(@f3XkNSZM(#JcRSc&v#5A zW-`AUq5FG3QJQ^it`q)MgrD;Ms5IM$LaZvqK%0cmcZ`%yxXxEU6U`a1ZVy@4`A*7M z=NopJGds&dN4v@5)T4vk)75-l_VFDVbvB~5Bdn@y7g)%k^BYn z+q~C_%v<6)iVGF16xS zTDr3v5JP*6SF@}IW82R)VSE;dvUV8#fRUun&^3~9hgadxP%KwmptwSDm14aj(@DLu zb{NPyO?r>wjf%G@eoFBUMOixx`EM!xlHy+#bCE9U6ytbNlAou@6%C|ED{`+E>4}P*XC%Ey zu}ZO4ajRmx;&qBQDjrt+f}*U2OnTnKO8+0lXNl-s{Z?tY`x4=1;f2lc<*Zxaxk{f; z%)=T-rRDBR@Yj<@C3>H_cPR3-KI-{Au|L*+E6si--G8je)efZpi-<`xPG|mUteg+sXf_;){yMiD-D^ z$V2imeJMCnagyS6A{yKal)hMTgQBcaJ`HPMmHv<-&%UJITZyGuyQ=iVia%8Rnc|Cz ze^Zp_c$9g6VTM57MJ!jSlJXi$MEOi4q8z3Zk<@hKQIgr*%Pi^M!3?R01xnYM8tcsVighbU#Yl?h;*z~tR^Bob&6?Xsjk%pj^T5G^j%CudSs6P>c2c+ zNaX!=N4#bJAMx%YjrjhVi1_8ifruXuB4xbzEzJ0o5fP8&M21g9c<|!I@Vx?233sZ} z(}@UQ(gVJv2k~fBelrpA*{k$^BI5OFrEeo5eh(}CC=u~|PU$Wp0zaYj%S6PxnC%zi zLqw#c9R4o^)m(Ho!k^Zjy<~Gp2NPhRp?|0=lcaylw?>_ncuKeb1 z_A6w~VERxxXIwvxYhfB8ly6Ua>Gzx{O_d)jb7ESU_9r8R%{d5p(dI?zTwgSA-j~je z8QXW$xd~&-ZOBa;+oFctER}1pAwIk5OMmKER(fw!JPx!`fu2>i|6k>&~4bC3BxY8+})K5N@ta(AS;YBX7yU$!GX_r%DFp*HWKS6&_9 zS)J|a)VTgf2UeCKWdkb95WoJF%Z|M~nWuOYpQ-MLQ=ZAq6>he2lgf4VR-?)4;GeGJ zc2{xBx@pupu8MwEeup>EzNP_F^1wq4YvM%}6~}Vo?Z|;=8-`(p^0N(V(!+)OY{Q}S z@Pznncs4yetEgfoq=s*z)bLGfRBHI9Ln<|V)3YMQ70ttu!rY_zl{*`T;Y9Ko4F{`p zDo^5c@|>=0amy07gt&z(uEVsL^~K01Df`Ux*?X%`&o;a)vP70Q@t`8hd-x{9Cz4Mj zpZJV(7P~DYTka{WPfm@?LTL>Q&LJP%HK4M8Kn>_J61f-VR1Qt&qV$WZlU-RCW`W8Q zs<-m$cIrc4VU@*(Rfl1bdUIhtBw_8b=eQ%)sd4e6*_CUs?mX6&CD@&go*f>Rg?Fc| zi!6uCx)_%_IjqK>8Gl&nqA9;K(Pr@c{^jZAv4LoxZ%8kX=T*!-mO@HO!FxiuPk>)2 z{3jq$n4shn_*a<46ZEC!YM_?F1}j(CVC4!Mj2uc3`j(5_@<48RAh%rQhB;5T_mCS` zsZ+=qx2`>#);a}bogvLSLwp7}Td?NWo^4BPzNIsE#V$V94c|N_ly8!3RUzk8m zN@Ua|#@*B*mg|Y?2dazoeEZ>#cT0^ut@0fgz9;=4&YWLeJ)x^RjW@wnSx1Lf4h>w# zbPcH-98m9oObYMP6i(cyKb}s%y1Gz(X5(qjbKJAKc;`VV7p`>o98k}aI*VQiZisL2+(y=a_KM#Bm`#_3bbH7703{&6EL*6n4yfffE=@~%^ zOc>cm^CSh6cr=BGi$xBT%7!V7meHTk|4eu^3IBQY=lmDYG3E!gYp^$=7D6#U=QKhr`C$meXR-Tt z#(W6IV%guq$4a~(eq!fxw?ZtDWG^^gM49Og;*xz6**VF9>=x%_Z-uIGL&EK#;s+3R z{G1t(jz33h`C?k}=f&r~7r)6{@xzT1S^UXHDA{x|KU|NC4G4enUw|dIC>y_e(RltO z!~%@R;FP}z`qVDl6*y>}`!ss?Uha3{2Pf~}hiKyDefE|MN)t=t(;(6BPDmuG#Et-O zr>6HoJn^3RXl_cxikK>>6KMCB9i+HbwG3ji1EoIByy%C`nYue*{av z%NgkU_@ngJf5r02UZPfrL_ePz>x9VZH1RWnS&-`YF>*Evr`XHqCvPGh z|9}ajDbCFT{kTUt(JUeiV~Uq}pAd z&Quf>C$5YiU>F}^oIW5T3}dR7xJrmbKb{1b=nx{O-{~Z-7NVfvCz!X_2$AygKR~s+ z;@r&BsbEYlNv)E zn`tjd$(006w5L*k!*8;M_TtptNM7=C+DlU3qWezTN2GFT{{Zc!sRtSSF51VWzC@kZ z(mpnIi0&Vx{jAhy7>9qNePSvb`I5Yz(VUukn(jByJ{_Ye%%b?CWZ#&C(|}a+mI5eA z9i-NS^zEg-fS=@H+7l^mCP{vV_MFsAdb^!=+y@af;_iC4WGBNh(d5$Ekiq>OIV< zCulE4N*L|GujhI>n~`}FDg61Jn*+&TS;^ui$_zvd%%{HJc^D3Z_E3JHZb@hx^m}Ln z$z~~bpw%m0%g|Pfr?sN_TY;z5){|E(f$k8gABfaYcpJolJAa2yd+b2n;OoHm+pVX; zJmMfAn+K0!K$hExblt!#dxk1F32L@>`<+a^QT(7PZu5$7r78}an!yXdb0?)FWk0sz znUwuFOxZLBh(%O^r#k~ruSPw+8h9GQd0_tx*^5Ds976Fse;s%aa-NM=8my<2Js7zD|xMn~jd+s$;7+ zN35B?m(o-F=wfyCe;%%myGZALjF zCO(IKJsC{%JLd)}*Q->UQE5rsaWRd7?};CyFPIMe`JG=0Jnm7CbtX-gtTu7EPW%ON z*=yr6_;E(Xl8uAUVoWWW_KF{2LU<^KP5keI0PhcCDw$}>W^d>|=)_)}@6s2ZvD5n( z<;VLE?|;#dfqrTT@@tHjpFbN;XoPfU4ECjG_LB*?%+RJ4@sF<=I|?Q*Wqp*F_qZ3WACFdh-nu;*ba0c=5Lzw zZ(qd}Na*$qw(87*ulM3_F(#Kn&R=7GWxRO9L=)SYqY!xREQ!hmQw>a6a{l?t&Od*4 zq+;DAHQ3P6u(7G8k=rP6BEGnm*VVPux3*$& z#@R z=hifBHsLMY+E^C`7Ho710ttEIgqu4ItEHw{HYW(Rw0!A2SpqK9+-yD<{bj#MJt=n3ees_)i*MPs-%z zgAzUGF-UxvyW+$ZX`--aMNw?U_djzQ-k=jL6*I9 zuB=le;!H170xzzlTd_}lQ<-*T!hL9XidtK|`r6vdYZ`fnPIFCLn}ieiQ(wGP3H}?`;-V?dL2KkB%;;*(o;i;r1UBP?0YHMQ+HuvtZ+iinZ;_bUb zkE5BKuhi^mUJ<@MMP$dBE={PDy0&G7i4 zto~%bTrp^C`0;Fb(fe)qG2K^K{J`#uH|sTcheKYEdusS`?#9tAyVuIgj?iC^ymWNR z-8XM&pP<}U<2I3zt%5E?9%{2^&UJPg-=0i1f39oT+GV)*P#%3VXGr&=R@+)fP`ihY zOXS_t!#y(!M!NUph3_m!P0&el+@h~mhY>bejw7Ulj*{ctv-k3kJ&Jf9FlK3HP=S2D zU87@evM!T$46%x#9NS21FwP`qK7L)f{h;l@9R;i$pHWxtVGvJIK#i5-V1`^7Ds6A&duN7RC*(SM z(f6$kxe=Il?JeB@P&uoj19E@m1EU6PF~5X`Gq=_xP#CL_*Jr>1(*}|bdV48D-wv$B zZLvzgw^m*qYwd9M{u6TychRE8@_fj-;jTT;%^ilgOW^%ZC6dl~w; z_LurbIQrh5p>HNOj_kFC1v#tlj0}Be%{1pc^-Y8u%_BoS?`hNpYp9QZ ze2n=eGi*&Bn6H65rgXTp6x{-`g7KZfb*`}Abb;|dXL9IJH_blv~E z_E3iHu+1eCg}9f*J~7uMWnU5V%NQioF>hwiCHE;+1v;FH0=M4wU{XGeuk!$le9t|Z zlz$X|#<(R<{cn7aCiPXTHca&eHd^|+3#U4eDhO<}^mP}GeRiUMY08SF1GN(Y*Vn zRcZFMxTp1MrLPn^&-^l|W`M5Pg7kKw5&At%#w92$S>{EsA?>(-3_HDSQwM*&U zLZ`exE6sRwPiqqCU~_a>=t7T+5J}ewUF6w*lZk(^#|3`mcL;xw$CY`ZJjyfN6RV?K zW>2j9h35{|Im1|y;X3Ct$@Llze}!Luh7USAO4LIGBqHA3(KP+G6IGF~I>#kc-{VWp zkqUwczTSix{caPd@Qck#1m9{QKjZ2f`R?FdHf#xFW#&CgtU=6#j3bdaj)V(Dc+*^DaD5sf1>#BiriBjE5r8_ zDh;tfQ5L^~9;-CZ{wBXlu~kv_QNjIIrP#x3l- CS0}jvUB0s(ULD-GghCKA`w7inkF{*!QgTw-p~F;x+nHrGKZ`t(cbu zKEf$gJd=oK@f@WWC@vwEAm5bUtjLwL^nVQzcbgng`mo|%ibsg}aQL3mT;)oCzft6> zUfzAutu*hA!I~{^AQ5tBDvl?fiMx)JUZS{?_%57hs&uR3PU2af$K_$vbBp3<6~ChR z4I&zyqe^!v{z35-#r`NW>KQ~tpMH$eQxq!{mlCI;9F=ZVY*+lC;>Q(lQ@mgCAtGLy zk173A#TONkO`& zL^-61$p2>InYw=%`P)Gn`MH;f{JNfqe7J>(^d2TMFe2(09s|J~B7WpO07R4|p2doY z%Ky*ax4>sroavwQU2-Sn21G#naZyojAw-A{_5VCG@0>H|zOm>%scO>{Eie%5W$2jC>%#bKSt6DONb~3=Mh9E$?|ZXK&&L9Ts4C8 zi6~#4U_BA#KLWGo6B6MAXOSf;~jk%MQVvMAXmq zg1d<2j&qCPSdO!(uXBhQs8=G|@lhh$@c=PT_Wh$CMsfT@xvPjM?+PNytM>DwoY#^@ zxjsWgd7dVsJXBa^IU+IqA^&RA2lB1<=Oe#rd_+FCFdX?SV*X}Rryhv>l?Yu%L_X_; zt|ubDs-D2#N*eiA+Gh=_7d z5Ss6(EN_j_^NC~8jzTvPQU1$??jfQcsB=tty+qW<142`oob7o)=x2ziAN70&{}Ixt zr;G>?bPlnc`=!q=O<3+k`=v`urW*M)PAcskQ&gn^1E$^jKQy!dD(@Xgo$_9p7NqiTjj=kZHMYTorKXNQGypelP^INvTfA*0G=s~rE z5H|a0PwDVRBaM5#$j|UN%4g#CZ7ZIeXU>IUd#U`holWkIgubm-DR^3wUkaSrM9MA& zb3f`}VQm3ZQn}~8L6iGIwK>e;kr;B5Rh!A{KyFokLT(vu-P9P0q4UF6`(LH_Bb19GCW}acNIrT&g(pq>QUJeYnnyOG|KPxsjFLp6e6kdDuaY zP}v7mz3<$;4?D5<{iOP)eOZ+^?Hk^cfzch~h4^Q|e|V1`F@^@}y{|o77w=Z?aLQF@ zb8#Gc6a6Nmc0|{6`=Up#iuR!oyuS5#cUCo@QvR;uVQ(uhnSnCuvSeY0dzx21zufPn zjPG2oDx){nhHEZzFj9Mb>+p7+haq0s3g<@V9={}O?jx6Ut9r>CvtRD1{hRmWp327_ zW?fT*QB&!)538CwxNqCmtm=dNj^mfLX2$y>RnOc%%z9SiNY_vHjmG|aa;34=yZl)G zb9SJ3Id3PPIb4Sxisvh)epm7SGiu73y^Otc692%;#`wo%b}?_aW|& zXzhrdJkQRAs6Ls(U-zkZ%FnvNa}arDt$tDO$-czpo@|v*zfM#eA>Fvte@--*U%$>c zM)kGxj!Qd`iKnuDau08$4VAc}xN|#TiNL!bx*Cu&?uJ9KvGLaX-}QV)?+uS)PG{Q_ z@Wa>+BWj;ZMsX6M>^Q&V)WbvRb0iOAPUJuuI7S{W&^(*z6M;|R;X#V$&x$7)fX!^mVO#S|cU-xxPT-|;6 zY3CHya@c>Kg?Ei87xcZe@zhtJNPH6})zM#brhS@vzlfxNfvjJ|dq`yZS_r{b^g)Oh zeULonY`kg)XT+aoWM$s#yc@`xk$xs3`@7OxDQYU2&cwXmi5?-XkI8$TmsQ;E8s$bp zeN0}IuR785K0;Zs^u2)ixB2rBe$u!%o!^zyOOd#f!P7ikCzHFs5%34i@w!W6e(CFx zq?7(6Uf{ve19t33=U2t7k+GT4-MGlEf)aDAGI|(%PR;{hj8!Qjmh*MQjm=g>M)p#0 zRjccqY{sZj*LgYLVvIS8D9X73)f1bmh+-#mK7-~(Cn1$VZv3q0nIEqHy6L|{NF==+ zztQx&$d%rXti{u3AP;HjFX1{peG+74q;Ca(rW54{$oQ)gt~k|a}xM-d$SQV z_>l5s4RNbw-d_;cO$WEx*Et1D`5(p)d|5BpCg|jSg7nE2*99Ke$v)Sq$e&wkab4kY zm3mwSE1BXv#Whl8tKe=*Ut;@kmD{~q`LGYTy#=&y=kBt23i$=peb8lH(LIhow|6Ai z@{5^|2ixR zzu4&SQf@D;59agJ1AM;?Uv@Wj?>rsV_l~401I2M#~+>?=a zCEI|brvA?6_WlQDJjxn9Go}mJR`dolJ3+|HoFVy4c)p6X91-2#vmqs)JE!3r$o%|R zAoB}jY$R6pkS=m>v}9c2$=Dc_u`wv4&6mM1;O=fEL*Lu`DC1OSX}6bobywc(NBU3J z@%>i9Md^s7;@@u~<@d5$47n-)VVm5j>*K4YK6Lv(ASqnxkW94(e)KVvi_nffrF6L-{$amO}StA&jP?>Z(U!yaSula1) z3si{8S3cu!^zxMeH_p{$B=F>F2??%MU|AO|_U8qy{|Lfwq3vG6W4P^!~HIPJA zjrM+y5uazGUsO+P+&D#lWgFk)mXg`z|-G%OR3-$YY#GA*N$@ zdM~ZH+MvmYq02R!m;bQbVhJAz4Sz!TW(b<}P5v$yf5R`NlaPyWJ`8Q*8#MVh^y3nL z?*P~?{{NTj@e3H7BF;(ZqJK9R@V-6QbA4;$=H!3XUVxJERt5u(x$fdxtlYWYR{d)u z*zw(!#EQG`_nC;hI_$SEh2Qrg?&J-Deepl(=W}(`oxBJ;_w5b;yP|GMFy4bvcLTPw z&zxB|^SoJgvo>tlu)Sr`hL%x*Y`q@E4)!UFG}p{%{tU3SEV?*&BIpldHWMYaEV?Mj zazp%tEZ>dev{B|GxoS};7q1|;4w}Uv`!v$q(o8HBWLN2TB&aqyi`lV*?oM|nw}fiw zYw6({dODr5XU_b_%~*)_o9b9@q_v*=V&z*8jU9i$_&T>nFUGlT=IX58do_;=$ z^z(VLpU=;bT**qBIIuhXpTHNimvLRTd-1HTL2DOZ%yw%_leDa0$Nhe`yEvG$XS0z; zveNuJYgE93!*w|*@Z!<PlWX%Oj>K$$eo>sO7+noba)E;Le>YX0n>RVKh zj5;SicG8SpIvdC>^aq*054E*+!p6gr#!VY=uIG8@C#n-=lgcMeO_Y{QDJv;0El-T= zXl`vr+0RIVg)Zo-D{iDhfbC$8;igzbeyN3-6Hi%8{DOG`hTn7FYsxn<*8 z;JWrL=i&%sY~q`^u?+P3*0#pZiH&Pp&fVO$zH@y$y}+`*{nE0Do7*QgO_`RMxFIod zaY%g9Pm5Vv5$1lb) zxmC*+EI!XV+g9~FsRqp(E{o1M%OS!fk=a{2n^~UfB~$#&)-|Flz*JfXKz`*9&L}Ep_^e#rMW3#MGvao`o<=L z+ucp(z^xm>H`Ahmd`;aH@v0Xus;`@~Y>t$1_W4U!1nXsfW9xcV^(nT^v)R|7lR|A; z**Nh^I(zYw6xD>jKSgz3WwO8+9MF-FdFjZW5O_h3<-|B0@G`j$q`PGCJQyKy+S)n1 z;C2mGxz*F8W&FmHWrZFZ3Jb`FEKCquavPt1{#K7rejMm_M^z-;1y!$T5y@yISU;^ta>Ba-N9ayg@UK#}$9ZwUJM_Rk`}KUGK{R!}tC-hx0An zJ6l=p@b|xLAV_@$@xoK&uhov9BAjpk;rMnv@~gxl<`{P)`5&a>aP`qXZ_ z-4j;YcAOcWzm8*vh1<>!^UK&j-sK^gDvnD=q z?C`*&$PNfc)YC1S!;9KKNG3=&x0*pI`wrSPhswJ>WlR}ny*dpP9+(uo6;r91IfR+| z&rS#6P|x!L!o2C#0O4v{YF7xJ$tkJ{zA0-eFh>a|p##lqJd{Yv2|)@8ice-d0|k3Y z;O#Dyj6YpU5!rex3PrOf;^7c)>X|~I%;!Tu{~4oFgixrslOJZ-(1Muw$@x1}se$JS59}V#pBeSXaejeg010U z5hi>j9}CIrvgC0-#dMj!7eewH;;HlZtB|~%mOR^@N?%CclaR-`mvN@NN{a=a<~~0L zzEt-I&w+(VkFN+3mK$L}Bkxr3Wm^8XB7ZC&`!lvNdF7oOlE-skQpuYglDF5Am$2kD zgycN|dG;7+^0za@cWi)kcZAZt+e&wgmG0+5^6H_LlByhchUDF6$vf4O_q~w3yCE;t zIP~q1yoW4#9OF&DdNCyLnE~>5I3(|JOWqllyuXFyO+e$8BiuMs&&9a^?f%j<0N+_5 zKH5V{)la8@FViFfeA3F_M9`+ZwIO-baY@ym*M|6B0$;Hu-;|>(#K%me;=3`#S3CgU z=RDGq$_JS`}dFO!-S@PV01^)B$9QYzwjW_Kg&oCZlX{sCX7b_I?`Ib)?@a8;H9`>1GSCqb-E%n==r8D7b@2Hp z{um_>e@qkQ@Z8ID9On$n!^ra(|wO{vyTi&vP*dT8?(5g8V}jf0M_<-sih0o}@wkV#S~ISp1fz zR}>ZlgZ#ro@;L+cT@*b%$Ujo?kM&smJAqzN=j0Io$%^041qL_EMKPld%0ET%V~7#Q z8L#i6P9nsg2=OO;W?V&`(INiPir#AF~mPn z@%vnyN%}4d>rBD&PFDPWf6#^sOpGX=f#ED4zU5{^^R}uSI)iK>qR&f4SoK+sjW$%Rf8Bf41W9@^W#uccuBy3Gs8r z>APrPM$P=p^aF7fRWm!^E2?H@HeKx#ihqvEk3Wjf4~2*6xuNiR%I+BF6bby%P9CN; zY7WDipq;$g0Xj|Dg(1HVPj}iRoNY=wc^?nZna*CJ*+&ZSJmnq>#@GDW&O<^!4lKa) z@CQP(4GWxeoZkw)SJAl+zlSltrtv%j;nM{UkHIC~j=ustpB4zsX9k~UtAuVU=doPj$WTy!z%Vig>GTzE_x8ug7UY9=q)s&|k7to9yK{9X;iu zf(|lDIc8NY=o?s->mTH;#p$5_D{ujSOOHl4z16k=pIT$nKK|;OM_UCAtfqMkRBH;T z{D3Xx>X{eAUNZ}N_7mix*2W*DoSh>vwA+K7}|$ zY)f(?SLrpYNRQZXgFk0q4ChmoSS85(lU^#wv6XbQ;6;L$39`NzzFlya;AaKz6#RPrUu?F)|I?(==yyo?7l^}PTTJNvM0659V<_h!5wB2(h5oZ3zbP}E zCJu-v3yvcu@cl>Vxq{~lHVd{B$2iVaLVrR~*@T0AwM z@*@syrVS<{T-lBTP89lFL2mw~Ewu}TUN5L@%7OnHp?47{JI+4}{T0El3qB?IED=+9 ze%oTYuL{P|rlf}mjwE7geY((-h?qc}Ep#Oj-=!7{eWBn+!7BuJ5HUr)S?D_i?-%^0 zAlHr}RgUv>p?@d%s^EVTYtY|t<1?Ql1kV&aN3e=G54QJ&UL&|kklU~s{~F>#*bEf< zPQkAVK0;jNINulgS;5~6zA6~U=Ok5cf+LCbj>8kt>0co@n~1@M=eX0qQLvTxA;;+! z`s0G1BCc?p+l9V|xEeM|h5i;1hI*e8`dQ*ytnmr`@5E-D(;##V_htkW*g_)GA0s%4 zcrn^l=t|-yw5!k;3T_hIO1uO%2!;N%;O7OuLhN*$uM7Q@;Il*wp1&9RH9>6fa3b3< zeiMa2GV2nx+m|`cG9>HyNI~YdWg7>b`o))>>}bmxRr=R_7c(W?B{&j$ee)KG{9^(=b{oo}c+WiO-?R<=g_T@yE?V3SEd*%_*j?^h&`z45I zuW>}QQwb66QBFj?R}xXr^NFZeI@TXSVBa7mkFYZRK3p-tR!MQM%5^sPfUodOCYL5wZ}5SSQ!6QWU zm!pEmi0C(O2s-Qs=sz(*)vuChf6_qJztEqGNCQz{#CZM z(SKeboxpt&1&+b^N<{yl!2tG;7UBf7Gm+0hBKpB2M700Y#B$t!M6~y7M6`2m3|NJE z3$X^{AQA0ZPeeO56VZNG647ong2DE>i->l5n27fIArbBJ3nJQs_9oa4F3QgOFC?PA z&mf|nD~PCH_54KrHj_quUPeScev*j#LzOs@?K1wsuSDoFBI{FVWKGp8l2H7uMAYvN zp?4Bd&%HwLB|`WELaTm@djFBo2Z*Tu7lnR_h;~r@2>DU{C?WjLaY9U z_FX2lns-)Vycb&ayBe8iBEPrLAMJjhgg-#!_$~A^MD&9rLLVif(sQCf#D}FY)i2b1 z67&Sp=pXZmpzDa}Ck;Y35z$|`_RnzYGO^$65}M{n*njR8`W|94o-aZ_K}2IKTkhMX zU!z|sTkfEbF&zCXkNpsI5fS}tg3u+zPUKJMIwJaAlh8>b`rqWzDN_=bJCP0E>18F_ z1aG1t>#8|*b6vjBh;yBB9F9C!j{XSe+2B1HZ+o=gm|5$L9^R0F-<1t%_}$YG$M2yA zWsTOi=mT}Q3A?flqiRPj-0ku0X*jv|v0{w8b8WP-8XQN{uc=JtkiuM1gzBE z4X;d$uI3utue&dkdnlwh>7M}`EY>B+{kr=v@X9KVl|&bV&R(zx_UB5YpM|HBJ%_|p zMZ|K(BW|or5g9qFSW#ywA}8l#B&I1MFS{O5rmO2BCo_|A%A=eXz)IcpcBGKbG1p12 z!cWYJ9s?0Sho7_&Ui~RxdJW=aq|b%SoOF(xc}{c-i1@s2gyv?%>kk13Bf1k`!U}N) zXYu-c3Xcswlh?~BC_Weu3@5&d1y6ILm(%ORx8pZYX)STOB;#I5kLQ)g zIM4+*fYrT{moPO{$c=t(57VO&yrLL0k^fu9`)9^uvTpAZFWx`vc%4rEI*R!YdB!T9 zOUXmh{f?0~gr5=I7ucS3I#Zm2XucOTU+d5n6!lxO(dJP8L6XNAVWn3uVGcIKNQ$Rt`N>U*#4P~5@T_Hx3 ziUvE`xU?-AK|shl(NM8YByrx-kWtXo(n-EuqX=4ZxR=YYiKY=gqcMPlrb4U1>4A<{ z>=tzF{dDZjbnLNoCY=3@E=+4*-~YcN=SRp~#2Ln4w=Z{)gGV@fA^Z9O#tWQv=d5nm zyUi2pTUwj3`LwHi+8L`GJKI`YTh^_{cKGJaom-k(+SHEK#*U2%uqV!%G-cA1)u1}L znUxn4CB{TRP=(=lC7STH4uE-`vsCo?KJY(Q;{X2MhfUqU)@fWUYm;=C00`|DydHCE~5j z-~7AdPCl0oA92t{;;K_e|K_;0(@GX?-?8$t?bj^Y^3lmFuU!?iW%AFiTdShkrdPh> zy5|KAiM#+d7!3&-961iYpwW<>5zRLm??Zkz_C^ffoaM_Ftf^xMQdf)GnwoJ0yex@$ zfn3>B#IlZ-4I5yQz~8X$MO!oHQf|C?Kil3&VTWL@80=_lWu0KJ(WKS=dgbPhb*ueV zR_R>6B@R_X^O`p`cR;|>3l?nZZ0_jT(%z|Sl!vF8t@VnN9{Pwjv+>=pVn42DlR(>a z@NI%9W`C8dzX1bn@|V34Pk701UB?9Sq4MEo&gALBw=bPOv0!nrDv>J(z3Z_ z(}q-jYvwj$z+>1st7$alvc`_))ypvYEnRkg&4QHHv}(9d%r}1lBME+`>8s!x-vD+j zR0geM?~Jhp&j5`d&r1S=gZF`|)4-{7zQvP34VYriWqm2h6l$B`AiJqAQ|0IwbC&2b z$uWTMUxNlYcp}>N42sMX7|4gS*@LZSc@oBlvb|5;4&wt~!ustK=OkdDFh4DAX~34r z$-;XP@15_RR-HxKSZ}0MKI#-ji?;f!<(q082?X0q-d2D=B3PbwAGf^w_jGGp=KEsP zCfarc{x~yB!ylcQ6l%&$G970WJjjRl2j#+i45K?8e;N2Y5#I#xgwwTUnrZFK5Fb8Q zc@tb*deh(YLVPt4&NPfO@|xgbr_1+E-W$dlzU}a^`ECJ`Du2BpK7MoLJ!71acRxIA zdHg1sO5T$pzG6&>Qpx)_;WO!!fsbD>jAL4Kzr|msy3#*2Cpqd|ZniteALftk^&j{% zad7F-+C29n8fPwPGTvM>Y*>15ADIb@;=)e12?@>zKhx!Fze#s^NM0M{k0A0v^doSe zNU(gFs(k+Q*=~8ZNB{HGSs%W9bY9DGpGZ)Cc1S+HsaTHtL~O@>AhzRq=eFZ{<+kJb z;?;LIQUlXiZ|NORwX?YM8lc0BK!9PCpZOQ|zZ3kE;7C{J`wYQpg7tz;f)@!=x0>bLA$XnOF2PR= zeo^qB1-~W8gEAQZIlDRznfX9d43NZn|j)%h)iG2PGT_ULZ z2Rc0O!vXbVkWY>y%vU)P=~ohw9-r5gOZSfTL?D;<8tWlJgnZtcMAZ+G&IHmxl|Itr zy~=b|K9KGV(m?90GktSr>uS=d_e+S7znuuV|3HMiFA*W%tvj(m{YB>YJt3vO&}4hov`j$v*VmovF5p5t$AV{F*yb&-F4%HK!1&pYnxm*In%Z*_e&yk9$!gHCgO#<5k9Mxz)360Tvy{&a`V{PGXob%VL`CM{%bwzSj z3x97@zt5@P5f>?c^?RGXzF6^GTv&}2>uRoXA6G5Ds)ei9V~(UpDf7@p70D3+o|TPA z39Gy-5xNp5rtJal0Um1b*O_Paj6CA^C$r9+x({JZ9z6+tOZ^^Fzr)wkXQlexqka#m z-{I?&zxv&?&aZ2emVX8u>!wO(5mznOKd&)|$4aB=>g;>Q`L1Ms8#JhQVLy)rEGS|wB66I+<(w&W1p zlaXhK)K)aQhl}uAfs~x3Q1LoY(XtBnOyqDy3-2BF^CM%%9QjBg@1qL;^uH}CH#onw zcF2i$+cI2_&Y1nEOOA(;XGg2L9Hr_~*V(rVo$*;H-*Z_^gX72WWFKm9 ze?tuS8{4WUy5Fmbw^Q@+1N+g(Rd4wJT>od|RW0Vw#atf8=W=rNQ|00RKxbq*yd!SL zXhI}jfSE&d1sEcy&Ean({Z#}+{|%BN)A?$F0};PMo*Q{x-lBZe34c%@IhWIpjCAe> z@YP4|XM8FeMyH(v?kMe-M5{RCh*FI!I{QK`qaF~ygFm0fkJ2RJbRwPeA5W8n3W3lh zp*le34MV=+WP4l@IZoz1l=RIAr}l$p#HV#3Fqe9h@$x&E*IXVd z6|dlR4B95RK9|=Sxu?;;iq|>0+@BDi!|S}B(LjuU7X9)2IGr)Ju>%7 z@-N|aB6mEm&*$~n+^P7DujKW(T-q6lf0)-3azBN##Mkn=B)1a3@n&9^<#zM>B3_p} z(E>7U+K+4vZa`f333w}wMz@zXoAORVi2DRDsj`wEW2+Q=4Wv5@S6YeK?R^Cvg^G2S zt9e@spNC{HF(|S-S@Z|SsdDc?94(1;R?rI4<>peY4(;}GQ;UvzvqbH53iy@4{iWiX z#>?I%hL0Ud6AkB3a0A;k=-56kTSHOd#$1wkzLd6 zz)i%gRe)t8f;=D4mCzKi92s}_C`lPk3ckJ;a{2X=;$3_itKJLjItHR2-)fk;Y)`* zL(!DOcNyqPq3l}D43X11ROv>|l!%?qkRMU*y-{X{PDfnmMZDKUESiW=_kP7ljiw=c zNFVf4980oyyBG1G7g6=dpZY0Y%oJaaavY=U!k^pwZ(hWgC1O+I7|p1Q+)%_G?*6-q zhYS=^4c+~7lo3%Oy5Ap>R9bNdanLFF4&zLQ9KB7z?VXCZU|l7XW4dZvbvlz{I-R5z zJSCLx(Ru?T4;83I(Ae#~X`k6c3u zZ>5s<1WsgYnWfyKxM9e>Mb1|(8pWUys@ogtD}6N#7D$3O>^T$ zPw{KB(raTteMd`MM@y&X))8lK>DWx&rESgZjB*;1I%B80ZObMovKfgu(n%?>C^<@J z6Y6fQI=ZDQ#$c*!EttDlbPVZZbf6?Oko9Ga9UGdV_Vo^R#wbb`K?J}<6>O`Nzf0x3 zX2Fv8wZ@`<3K!eYuXmpD*3^X7S+KNfcHJDuS5@;X28yvx^QK0ef5k4aWwSGX0bgo^ zx^QHl+uC*+tdMkeKw;TCOU##}D_G2w(A&=klknE@7^KhJ(g#yf{g8^Ko{Ah9R41xi z0L?j4{;D7;95=zPp$y1K@59`_qj`gM>>2s|^vSxEr~~O|9KrFkWQ$BQG{n!CZG;$6?x8i>L$~?sz!CHUiW+ds&cBebz7Gc6MD~a z&OVS1CFjW!rp_I*<8f|3P(04x2MXgmz`F_KyTU;6_<3ZYFuqerSids7RX+LdF;G0d zhrF9GzPAh%j~^5yOr2@b!fFo&?|66zSd?;(Hl<9QTa_soZ@bz9xLmZB%&d$VmV z(C5(@%aPb=h&c>@Oc$z4&PgG8S3q_10wV8e#eAk&>0lD8vI^C3t%Bab>;b~&Dbyb=Ub9{aT^M}0`%Sg4rNK80~cUR_9D42yKP zf{F4@!Jm;w9Wll+eX|Tok-O2x#xab48$x{FK_RyrCgCApJNR&mwVR;%P{f{Y2;n2i zafkfI^?+|I{ERb2>VcnKFTE&-sh2TeHszqEEzX)mOPUd(eie>P$7pQb5eMkN6V0^nJDL*R|p5;fz74@@&@v(McIqG8v z!*i@q#vc?4hmxY@sJ|VI-(R0Q7>>cfa#8e@U^sh@@2LMB3=dMY^B?q~rDXegT;L1C z74^r1{DrzdcwB1P)uVVWK#-r(eMkNCVE7Ov?=Fvp8q&U_{&|ppXej-mJ~OVUpKiOT z(zNz{cus)rcn*N=Xt&>XQ756&^J|$SfbVEm-*!=FluaT(qg9T0`*03LefiP2CVdb7 zXlEO@xuRPYo#vb)G~eT>FF#vo&T(jGyCFdP`tmFZ?QHLoaF(Wx0>;pkuU-sD@zO=_ z6t7$K9^geQWsrR1PVsVOB@lkCGC|%8m3UaMQpU%BiK37H`b5fmaT4ahm(Tt$OL|Tp zDTT%k+9`sL!h4XY_AdaTI_*TzAx9CX>)ss`ha6`UzpE4W^eCUeNQQ}C05cL;JW z%W%$Bi3bFq7ko+Zs30c*c{tpr}kWZnhwnP8l2p$uBlZZ!MZd8Y#B1mgC)Uz)Wx>|6l;7TGMQOd3p?u8^ON_{wEQgPOT$DF3);o{;7^adxNDyR|zWn ze+X|7dIJ%i^-`gg-Ccx#Qs`bH=7C=l`VqnJ3;wGhH8;4Qhnhc3A4Y5xo=n6(o(V!L z`+x|io(lOsL>wh{0zr3*zp}3j`bN@YP(R|&^R^i8QNbSy9uhnv_!<%O$TUo!$Uj7I ztRUZo=wCrR!*Lc0y+SZ4*d@4~hzHS4Lf5#_5BtS6$J%LJDbQC>c4 zi48=QyGbxfMETYD3T!8hdgv7FBBDMn7wjRTUUmrXB%*$<7u-ceJ>4QWn&SrQYb7xQ z^-Dy(+)YG%JW51;93Y||UL>O2uM$z-j3^N0r3xg=$+H|;zBxpchvw2)o=b?x|24!h z82^dLx3Uw8{HpN-`Fw-^$X^ljhsrG`B7dshL6?z6K2?2!R`rSes(J#g>IwN)%Rc5)H zgiaDs{vM%s5JzF3lhAvKsE>z)ew2uMc}8e{lVf`x5n4TuP*3VPg!J;*4ydomrKM*l zEO)|vP$ko+X@ij`-Uqd}7?l8xTh=}A@UfUR&|YMYvKN`HY(!?(egHdEXghLGBW*_> zYNYMR;cKJ#UAflmws0PUn0m7(fV&WeFC1Pw0=qMMs>d90qlFDaL8%=FN3U8p=14?q z%wsRes-1<^d-lP?q~LRcBR;16R|(z*yltP}s}rr|UL8w&U!`sKZy|R*YM+ey-J^aF zso&vOD}VL7=W2h~hqqUxc3X1E&iuKsaJjP}25XON)8X?I<#UtrS-IAaWy;KSqu8gQ zcPC`jW-Kg7&OQ>0a1TwqHU?_6qO6!!ezTB5K^N0p(p3=2uilotsjDDH{7F|q8th=& z_94A^{nN_`q(>@Mdi~-Z?U`-mQ&Dd#9`+Vl@e~z~hgzwb4d0pPAeA3eyoDt{O zJ#59`o)3R3#w!SmRw6IaGbeyM%8eS)X>)k_ATO&f;3W@vh|X@&;+S&$A^vpbKy)7e>i>HaVEu)gxGs%;tw`f%HIwSXw^snJ{RxV#X;`4Z&<3wp! zJHCMCQ3qwjVdxFA?N2D?$Zc&a=*zWnt1KzK8fFWGp{4LTNrIUucJzUIPm(8w z*zT*m)Y4c%MHTdnBc2iWO@t3o;^MB6S9Bq{xIARIe(!OO_qnhP=Sbt?nIw$nHzEsI4Mui!&^rkv{A4Hl%C9 zpWDmL8bem_^0N|geeui8|6aw2`YC<}Ebi?p3uv@rz6*L}yHoText~&bNhpy&^F%&n z^5P7;k3wG1wG6IG#mUz+o$D8bbCXW|w~CR8e}MP??<8@g)=oK5BWb)aS(vYoXEHFY*M0 zHTQ8$jjg#q)H5CnMoU#6>u9zJD})AQi+!zq=E5@RDwbNWXX~&<)N7o&@D^Y>M9^{U zpfgymNpAsmAQ}lOS1H&em=LTC(L#FZ{QpS54L8!?EyKQrF~|3X68^f4|5eMdO%(A~ zYWT1Lt1ZLAHf*}327V(nNTuu@`j0L)C74RcHKHG;D`(Qkt!+bhd(2&} zIcusHEih_i>bknIy>m-PvsUP2V10FMeOqgz)@rARa479{N5%QjQjf#ab5{X4AaI^j zeZkTND>2_xKK3GrEewkemX7-(s_9zVp*l!u@ahDcJ33p|DTA^doyzpC^5)f?O-MsJ$Y`wl_Jlo!YGwLY#|5)j z5UiqEz0cNJA4oBs*}raQ8iW2(V> z8tAIBmKl|DQXi5#gSUdNBTA-%zY>mB!#Nw*HaDS>q-|BZr%*HZax2oq8s}bKP4Rqt z)}lGi?0CJ(aA~n@r+^*cx3PUdKUP$HTbELKu(bX?$;SsvjDcs_5-7_Dbj|}6xrF1) zoTcZ>;56SK$3!2!rBgO`ypPq-)tZ2fb&cDY&BROPPp{QH-UQ)tP5KOOOeAJ(sIm3~-19r$p(ccBN)`z)vk zu7(9m6P&d5;1%^_b$@cy(_3!BzP_fliax-=VZ}0!0?W%%HCL(Wxkbp=8#b+oo*sbZ z7aWwW0AGc`^0dbY%e%i0!TV3)8p|;F`o~XJ+LZ|!(65vZRxdOk-l~)f^QkWs2ss^p zSZc!OEA0m2o;326AZrf2g#13uQNafXjJGi^Sem6b3|K*L8}6q}EBk1A8}ogd=6bpUyn z3ZD`25culx5z9EHMc09gOns?-UmOEI@QwzB&n+r{?8nqaHF3z8fk+>-Jj~@SA->&N zdcB=-=nUU3T-fQB;fCo!IMW@9Kh_J=rA=%T2c$D9Tl4Xn&V=0=lJ@}Q9YHwdv7L>) zhePsihrG=wuW?4+gCTi$jdPqXFj3xc{26)Q5qTvd07n=(<3jaJnFm6AGw|TtE^!Ft z;oraF2if86t=wban{EgodFYH@yQXk83Uc0G?g!>^YQAl#G#%i7*p z#dvq25sq8(%q1~G262^8ncNE@V?bBnkMi>H$26^Kbq=HAVnztUtV>Y7v;E%-edeG> ztF~9|k0Yj*bov9?t7f}vXEiK5-mSfAKYb|1SZ*MD)&8@CcZBZ-vRCc%+bz%hrnXn@ z^W$c<+(7oKeSX|LmZN@ju)cGY&Y;iFWh&oMUpmM?NbwhWEKtU<9QCJz{JDzXe{SVk z+$`_l5dUDs-{5hn^(2p?esxfOp5hu}%xx2Dq_Ge6-yKz-&_5?|AqYK*0PO=mgR1j4hOPXy>3=d(gHUj^t-_Xu67=v?O! zp_>#v*x_;>|aMSUxduJLPL9VeZ}U@@)Z@F-)lL+4?6ao-VYCaNZ_3K z-RJ{PWV~sx4=q?FI9G6~;Bvuc!HWbh6Xbd?<*+XhZx*~&@J_+62y$7MeBTxPrQjb0 zUlYthLzAySkoNUR&lPMC+$MOfAm=#byIqjR1WEr`P}wa9{d=Kl8! zSi$Ln)q;x!R|zHsy9KGtKsh%H{-fYMg0x!5@UIi`=;9hGX&#_TJ-A;8{YOCzC@Nf? zvx=d8h|tslVZ1Ym7?RHxTAkw!|7D~xsH_wJ4#6%WCXv?)-7Bc{_l7#oKB2!Q_@{mgwDldoB84TJoV$o3O$}U8vRY^1%fLCn~104mKORWg6e#5$m2YQ za=D63{2CGSzV8bCFM_`&j>kMo=r;v(QOAsTir}flNzgkKx<*jlPgC?b%y!|}#r8-L zQSV4n)pH3E^;%9uJysHjI?j9|>ZzWHdQtZe>Y;%&%AX{jD*B!f)dWZ!FD3b*(s>*FO*m5*JmJp1mUP>TCik)zLAJ>+(|?| z?e-%RI{I0 zk8~&M2hP(Y9gdw<)FX{T=W|4kr2&|T9j1Q_{@?yg@vHHpH0r*Ai}XYIand{R z<2o6|0BF?R4am%k-4tQcS?eGsc1wiQH?3axNp&5|+R1=VDIz25Vn+S6B66GzKBr^1 zDmA#AYZ2m}!=&k$gxj0L8^NtHp6K!L9P}f?GW@9V$L(!{6xIhk$qBuyTq>};%b0T- z(jCOYxm28z7`J;dx&tw~y%>LHj9dK}KlNhV8i;YLi81&$V2=Mco&h}+jjnB7qSnPU zXPgQ&Sz?+KRxoLrGaIBB#Uz>IDdhwYUWWRfr<4;`48mj2Rty^KYv_nd&J2_lH4LYF zF|XKSbZjI#^3a7*`@S>&@klJ(T&MpW|K}_Pf>f{c2{>0IecZFAH-^O~XDYA&Hs-HbYZ$*{$Ab6C{U1<)`^_ETbin-1P-p7{A`Ot!z6wAjc zR;?u=M55n(aw%kNaD!z&jbApsa{+&$Jb%-^e}8S2=*3qj`#1Xcn${Zf!4%1-kY^y&WnxX_;38pGl5}z z4#>K2zqQ|Y680|Eena=6EOdIl`bG=*23LDEXTN(t5Q76j;O=|Bt(g9AS}(QxjhSK0 zM*qPCz+2C)!!`SwafWX>JZwI`d$E5RXZTv-Ve{PuIu+k_A-=-{@ZBSP0OdwP_+cg> z&RnWlv+)F0;*(?p0$FB$-DmzX@b?h@OdMP~Z{U%6m>1$q*bhLPYX&`!chyQ>h%;gQ zc4n_0?8VfP@2yOi_qj>;7q~WYaH;lalg~I4_OI};$diYTuXX8emnn{B;t_}f{ z)#G3L7W@F?;FQ3{-xo^=F5Wc?S@Hs7(N(3 zsIqnwbOZQOt8~-hsA$FV^SmX8}t)42k)Erj~RLxIX8H z(J!v}+2-2eBa7v@J{ROqQ~c!~55L6uj`oLw{OKY7{_Ax?{)`Ym?@Zruz0P)AU$Y(8 z&urKKyjQlI@3@}C`tp6*V|+(@JGSe;o>ZjPve{=?hg{D&6G)n4CGFGj+dXNHbv(~? zet=GQ8Ui%RYps`<*|4mbcu!D0zdga!b%3YnK(kl%O%=su4f5L;?-wF#fXM#Oz1X9O zC@jYc`cD>|CU~ykY{A8X%LE$*lY(u6R|tMY@CLy>g8Kv?5`0YX8NojZ9v93&r89p; zf~OGCy{S(^|EWY&x3XaZT79!acUmgpje_lh)CY-RpuI-un+26k6U4upG%D?D;!nK> zrt^%Ts$X<=_O$`OSwnsa!&&)6p$w7X3|9G|(5TE^y`AiTYXRIK< zs8G&}M8toUi1=9;+sJDul?;!UODQj=j;Ai zfM+*w_dE9l7pfia-O0*V|JD&X9{uZcJZaK9sdAM%sq!}U`y5W7+~3fR^99K_z#jKb zr_$_G=Pvf);KvSp^}9#?2EI&sXFHm2shJ0IYO@#S<140{aE?d*g5B*6nTOMB(=0!J z-yCj#8@19jakdz+q?e~q=lNH>9z65*aqmh*jdawKv?3E{F z?Il<7uECyfa~>e~*|Rh`$ocW)LrJ?d>6V`^jb$a^F)TWu4k@dvfoD;&rP6U;;qhd5 zvalv&D)*3Y+ZnJdaDq5RCyY}#H*4;;o(h!~dqsCLV|@Hz_s-#w3RpVmYrtuNJBP>g zb$TsN9Ndq*B&KpFdC1B^ATP{&2J(&*NHcKmV9f-TlM(6+&HiN$eplCR$iA@nXivSV zKi!75Z|eT=-nWIiXEtZmuDrNAd3MspJy2+N>8IXB@AajwhO-;uu%N(Lk-x08&P27_ zTFYnc=hY5JTbnfYH{^uUw9a5mowBrnuFtnh`&8%1gb6zlfJ+5C1yIj`Oh?+QZM)WN#1uGa$?!elAP( z+rzImLZ|-I%aDQCRf>q^@MyAFk0LU1`23Gu zt=AZGzDhYCQAA$OQ)Jt&h@zZ1WZR*L;vCwciCv?JkvUu>jD1uQiJVrlU8{((IaoP# zVmlQvE{EH=V;@t*gd7^xi(RLP5@lcD^xzZF?WGOV z{Bz0mG-G2cc0Sb`+@~3UV-4~83F?3j>nymAoI*jUP7)jE1nBqe&Lw*$Ut5#@c@5>4Y}TJ(oK(VRSiNoTKJ%lNR!Xmg4_!(b|l z=%sJBmxhUku=Mbi+8n~gQjm9mDYE+_eG1^^E?>)O0ib9KqR9D>oEEsf!*GXd88-)I z+#HngNnge$CULLI$8sfOt0&`LPlnolf3J}-WE;~pWOCSFnCbh4xl`xTknK(}CQ>+Z zP({X-TIhFs_c0aKf(K11I^s|Ltd&yk-&EFg3;y1V^f!~5uGhc$E%-U+jV2_tih$e8 z!$5UPlOm?C{EU(fDQz<;!rLseyUi)){M>9)Q1J|TM4WPW_>k1uj8oF`~9<5&?^qt5c zb}>5RZ{itb|EFUgrZfD8*1rF{@}ta3{{1+?rOVE*S@7S!th=^n}t&gNw+2 zaot5TXU+^7F1Rj&)B5h*8(2sF9R2S9O2F?MDXb3sBI0giTzg&mc*NaMHhERhk^qh* z?C*JR)ZM;h=0&T*%m<@5>~C_*xdEF4f8(Krp)7qR)<5~DWA2Kwo2y{kz|PbwILdHC zpg23@ux)VGHJJCiX}fTqU&t83eQ^^(A8kwICsbagJ@zUmb&6{vKUuR3(CUSWz z!^Wp>8$AEw4ArGY_IyHWe>q$!F{Jo-!+Supj?ZWlsewpuUUj= zuKit=ffMe6Yv10!eQ%YRQK2Yav!$_Bju>Nwd-Wz(9@Lh7<4;r8`ZTgBir3$#Phr-6 zcyF;@DIxe9&Q+SeCcC{*?Pu4E%r$%NyVr-fAq8n}<*98-kvvldyeCy*%cZQrd(O5EB0Kfp&srGoUo{G~hGFYb zU}ot#P7tedGp>z%!mS#F#Q*d%QP#7nS1BI2pMVJ+@UtTyV z9Vnk~6~;;GyNPGzrJpW|71l4GoFosF9w*8J)yrGuGaT<7>8Erww~7`C?)ad20(ht$ zNPc*K;{@R0aAUFbe>VGp1B|ymLvZ*ANe(@J{8-^ZFc1=c!uf$ICK-O9JXd@VZxfX7 z1p(HC!T0wc$-bXGaQnXh7t9JM;`t$y(;|K^6Ei1;mzso{=kArWlDTKxM@etpO;7e8B+e3UjZ!eX+ZwjADssVgergOs+ z!ODFd7j}Qn!42~y(q@0gmL0D@)3m9H!-%(MInI@qhq?S!i0=bA*tf)|EU)`56w7ZEz8H)$u`~Z~K zI4=x*w!F>>+TK3pos2&tFHhu^h=Awv9On)OilaRKjR^5w0mYB)hDmtHHx_)zPP-R` zMo6W^O4}*El1ZXn8w3 z5{{FI>vQxf5k`5a0+ps!tqsQ>{LF2@G^TUBctQcX!LBI-f3BKcsv&(0O$Uk0q>M#}VCk{p~Su z)tjhr^kkIX9qnjZqRlR?&st`E*)-kuxh0j`j0Xux0u>YgKIR+ZMrBXXpV;6a;1tPuT7 zAnzd3yfY%`jH8I>h<+ygCrUWH6dyz>oGZ9gknKx3&4L#RUM6^@;5C9b3*IVtr{Grv z9~S(sAXQ~3|Br&~m!#F6YM`{eWqk5I zD)@cD7X)7ujAGJ2zQKZ=50M@xI92d$BIXk{LN6qyJI)HBHwf|o2FBkmc&p%NiD=v} z3;n3zw~1)np9uYH!B+&25%D-l$E1aFhYFr1IFX3qeTL9#FFp8{l13+4EB@41Vf-FJ zp4UzK)5K!Op{@Yw2L-7(MEW`62*=?m45VKdEXI_D^aqHiIL;)Y&lTkU1BR~>+$N~b zk{bn`exbiAsLqfZ>p1ERImCNb{9h9MGZF6qJUN7N2ca#9BL&r2a-gS^#vnXb{LdF` z5>#i&fv=l1Zj$T7{~rXuAou_g5A<&f{S(1o3#v2aAcr?7^N~)RiuMuuRKc?Z0m{Y& zpB?N+sB+bR5=8WiaYXb3B&piFoQQU5{6 z%H1j0MMS197wjRT9(D+tGuh7K{f6={A)?&szD9YwNu#{n1H*FONkqAntr(Q&N2F06 zb^oFq>M#`KU!4t!e2?aRgZxe-BA@C$MgDjw4fAyc5&2Q|4P`orRPBNwCjwg4Bl4x{ z2XsCCkv~;#(5l?Xrz#KVoeW2Q_e%V`h{*S&LO)JK{+|{4c_I=$D)ccT%ENaurmytr zQLYI>mk?3D`9kyi1ly-c=p+&4?Gbth5#{a`dM^>>e@JLGPNT3&ZyxDAOMleI6*vasvHe}oS5!wuUSDjJ{-jT5B08}YZ^9dqrm z%S!eqE7o@>D>nT6*v^u^_0U>fpZ-cQY-LdAysz6GA2|rWb?)I9exU`tu4ha|Q~E3A z!cnma=d3mNZ5;7P#oCHZv8fg7>9fCiKYY3^pYG;v`0TfQDw-?c(`WhgHTAVZ&N@p@ z(|-7Luk&-nT)7GU@-I5q8Sf&03lB5j=NztR8VNdiiX7Vzo8=eJ+#2jkKI-B zy<D%H%GgkAbT_dzx|=e_>~HEB(}&im5sv*RzbZBAbw6rg{|5T> zt?%2!di8zwuip=!Zp#O?0iXSrk7~(B`Ya!5XQXFx)D7v<){WgruX_W1x^-JOroU1o z`AXettI%pJ;rzqwd#2@h9h<7_B9$-CU^8vlx1j=USkYJ^ZP?ewHsr5v!y8M6K=zJG z(~7uOvUi}KQ~UOmWFYMxg!d$Ver#`vZr2;puJ?HDdL!EP7HQYV<#~grj(Z{QIF}!| zK7t$FcF?=N31ew=D1VIJHFZ&;cTJ<5(K7y+v(q>|ic*g_YV@vM`V1$J(YsbBxn#uu z3P0#wb0X&JU4Mhz`w$Y-XQ%y;p<3^H5~Rko-t~j@HG0=I$Zh-~{(KofX>R;Abrw_l z6W}*`*YJHEiZqxO{2D(_x;hbyyl=Qe>6?H+C!MOh(7NVU90ZU(D=+P=Rlw{@_@zx} zDo%C+g453Cbu9Zg^q;}&jBHNr(q{4+y2^_HX;q^sBat@u$CU95dFN{xR2xoPAToHp zP|M(JU0SV@kPaF@4G7hJn|-4mC@b1uFAgxS#n!`prT%XRsPi!d=Vu@ zcCXIQCUr4$2d!E4b;fPgVaxOJ6m{HEYQjGD2|sMU4*Q}B`}i0Auo`Cw z^TMfu%F7KRuM*SS7%MvWKf&xCFpcpqEK={+aChs*IG`Kj&sXZkIG`Kjr7H)wlTpYQ zuheaGP=_9twmGP4!_iHn0wcR)x@mr@o8~TQnrC#=?6@lbH00L(89QKf_t7hLOZ|&( zssG2`y8u>ITLzJdG*e_0L?Egn>CjAR~~d1UpAX8@4YYhJT03$E$?r9nNfd5rrdT~-Uo|(UV-5~ zYk6&JEibhB@wJA@ah^oEl+PrfuT73&jyVL*HeQhaR1kBTx zcq|hxO*5x0x#pB6UVxS@5_li<4{l0}ttSqg#)K8mRMjp1)TMNgT$rrav2~BXosE~Z z1-Kdg+`NqLZjYonDRU*%o)IT6gTv-tK@OUUz16LEz#aJ=xP?v6cp8K(N6u@;izW6* zWV;F)`=|`M--fdB94_)d>NA^;er;a-YSgk(3s%(DRN~H|?8Q~p6?NHzSB*UV%c<())QZwYRa_ri zjb&yFmX(%8adV3EKN`v>UWr>&aYvabGk2VW6|#B!naiIsmyDeO*HFc1 zQc3*vrX+>3r;Huyg#+u5_qgu0jO3W&q2mzC+@ZOQ<=rl0xqpp`3*)xoGpj12^|~ro7Qb3fp5gcz1!;dRF7vAD63I$Bo?lT`UsGG>Tp~-VkG{7n zs#vtLQWoBFMR1KQ%NC^z7vkgvXL5DL^2++CDN2MtY-+_~oLsFJkoilW{Z+nP+#6eq zd{%93O)c()s$W?bSa*EZ%$d_?I)1uL74fTpWWf09%9^4otwfq~TLny=I6v29P;3>e zEJ`k`S-HHvB3AiwCBmO%L2^tTQxdx#%od8#ClnXgGDgm<^9l>knl-DVi^BBsD(ic= z#6~ElPp)XQOO36}Fq0}vY9fV{EIX@kLaaDuRb5um!P#$%R@SZ7kUxGwd$1q&S9F^N z#S-e|^YbLy65Gjaz_IWRBksgFKca;b3T+plRasXGe}-4vns3Fy^|o1o!3xJJdD!s@@qQi^+#9s;hJ4+%Gx~ z@pGBgp(A(Z{^#d}nRP}OIEXRdJpBT*Lrs2frk(Q@G?e4FTWk34KywQIf~!DA;4QZV zZoTnG8UFFzeiHtI`uM$<-*&CB`ikHX)VBrtqHv==#>MI@fj!{e;XKwe7+G6mc?;kW z)OQ&Ak|9fdjF;8N7dPt%R%bRm%?LPHD_`QQopL+6m^mBTX)NzD*n{DQv3niw2NEt< zwb*bs2mHY5ya0Wav&QQC5*&j1vY;;;ZcIli{;a;cV7Go?bzXzMuOYqGSl-v*5Y#ss z`qJS>eV8tY>3axv`eA*bxf)AgvKg2f^7!|dqLsS~a|~Cj48h7h4LhQ`ptJoQq zP&tw>2kfLvAUA^+H8u(_f)1u*Y9L>Ff@kxE-(mvU;5-a{uc4~sg_ur6UptzJ z2R`QoiM2%dE1*2|FCs#}=!5=4q>sb=J`v%BRX&-BaCmwJ^^0C0`)G#4wZ7E9Me$i8 z!eNc){AgDq`Y!eZLu zwF$A=aDU}PX#?bBPW`B7!;6v2`IV!ZcVh?sl&GG{z-Rk6=%IaMA z6SV7G_elub&UN##X6L$(rHsyXzehbf*PTk4=}bN5x_grmKi55-PCD1kt269e_ZO*8 z=ei@vjE?5I?}P5Rx$Y9*!AUz88r-sD;6yVL=r+!TTQ}bP<(AzF$I#|mb*{UN9L`X8 z`;Kr8xp8f`hv=`I@egg@u(sO?u(;*qa;|#}nTt80>TNFQzLh>Je-0|NdHdS#d^o$& zAB)e%wcS^cTSY~j>VBKdC5&8bs(Y#7=>)1yd`G+A&Md2o%% zsvj9{%NmnaKQgIsOil@tQ_qr9KQU9!JJ*`5dckDXmbKjJT5|4ZCg;{^ z&iyXNNUc#XsGh;r!(#^8A_&}e_`w<9~axa`qP!jhFE^dwDc;= zd-JP4PnQMUXnBA6uFsof@_)PKy`%byFw*=9a{lva;6C^s5SY|G%4y(scl!)N4x{R5 zK8r;fI&G}fLBkG!Cg}bJ6o%)V3KgHv`+ofF@+X+9HFMto#(CfWm1*DC?6mLDz_jlz zGGY6sPT$@v)SvD2ZNZVJZ_DGSZ~G@s-~LFaZ!v=#2<<_cT-~cvtq%zGl1{_kE7U&a z`4hb#F_Ao-6UmDMF`1JTI^M=)>CsHXem>nQpNa7CN$03^PW1@0)1S?$R!QP#XhPM` zd|5o;&kXaI?nB@r@@K?p9QK4A~{z z;QZ^C;b#3%M;1I$&Kk?(yiicz!_b!vH>LyA2C;P90lW1Bt1|+gxP!nN%lj%Eg8G`E zkKbmgFF60o?=AGh`arV?jXg6VpUK~azo6XZP9N^RFlS-bL@|1bSiu&3Q3vP_<-!FGw%71d#kI66os_=*9&4KF};f_FbHR z{dNLBasJgj@&nVa_6cRjxc{rOulBj9LlT{Q<+FoxqvsPbQOP+(&b?kmL9e-g}4$2Tksy=T3*`4f`Z> zr^C+3JJWdh_&v@$XCQFQxr`7PjFWM)u*dm+nFDN)9nKjOcVB6CIX{P4KhB@tgL%N` zFvHb=-|g7l`8amjHs*5w=~nEpwfmiSU;k82eiQZsuU*@;F2`v)fH}E_a?XtPg};sP zw=tKynCZejs+-_qc-*;*-KyAk+ny)8O~K1AYtNINrrxTiYN zhwSLZ&gw*W*?HSR%LAaEbYGV zL_NA=xShPrQ+E`5-6@`^M`yIloG05FoSfV}ocZLw^^uqn$Gjq~IvI@H8@V<+eBJqFF}^*y7-zidO05tUY+e zLw3jfJ(z2LKwC3le9X||h`_PV`0yYC5mp1-@wCY`f zee-P9qoq|lEgRRdUH^%5?G-P#J}m9}UiiOP+8|xnuBqAZcEGj+yxnNKi99VQ?2&KJ zlU!q)FMm|pwI7<~0XS@vi5j;cv@P`2fky3X&{MSc7wefi;Kh2T4tTMisk}tmyC2I~ zztk?4rf1sS&fWA(?NeoXruHc^JyZMCn4W2OyV#nZsjZ#6>6`M)ohM&zeE{WY`lJT* zNe@U_K7c%>yXlj5w{tgrQd>KB(qz*_8Qg9a%Ez6iVEU9@(x*HX=u@7OTwojdw64LGCv1sF zlREY(j|cjc$0at8BQ~Gjb(i!hyP#_q`jl6-PkAn(Pk9b~$_tGV!lw@V2|6)SgN zg`QkS6|FL==#~dwh$H=j=u<}KJ=dC?_j2nbU>KZq;k1BL02c?Gslc~D7v&vrGAH7G z-q3S@8aeRg*3kj_^no0;9L8uQ*PhXHL*i)UZz%aTj7AR1Xyhemd`U(QbYV^~Hip*( zTN8MEOGxCs0NxAW?e2j0Jb2H8*H-?08IAa%Jp;}&^o8eYqDFmY$oM9aC#3^_`5lBN zJu-M5#d0UY+sW`c@Ta3L#B#ZeM*LXnGhF(x#Fzv}Z;8C%=q-^K9K9v-{Lx$cT(RS~ zj#9S;soQdd)Yy0Wh+qFYy_2mqkz-)I#!Ibk4AKg4-|Rtl|&=Qb++?`=)?+fTQ= zJ`+2=cf+MmOnl?YKAbzDIZ@`r0qy<$qXRd@xSjr^bz=-|Jdz|H%)!>&jCQd>zIVq{HoHqvk5vp0 zqie{wA|G0j+QWEH|NV=^P)oOvlat*Ce4mGN`*wDRXS(EWoA3tm z&$#q;nIrJ0CC!}nnhNm6e?;!Bts@X#LEeE!y!=Wh&d3+W@w(PQsNc+& zbbK2c;n814QRXVtO38(kqF~-KHS@A4vu(m3_ubk$Jh!mL6)nS259jE}?mMm7c~9kx z(QlzQ%D2!%c>8z`=VIcyC}YxBVSANh*u`|=ctM_-!rKSlKJeN);Kklsu+u8hU+lf5 z@@aYh2!{6pbn?9=zXP52y``Z8-ZStgZ!R71Vs9=T@E(W1#~EG+@!SR8F7O&EYvc_i z7|+<73*OWc(-(Vl>45hDbUtu|^u^v?I*8{E_>(Ws9q?lBE*Dvn4R!JYf zmcAxs8hmGYP0IT)GZaj1!Jgl4{q=)d0#{@C}MC*}R7 zHTT~)8aw)Q{QKW;;&XoRQNQ10{g&efzoppv8sA1fiR-|Yb#+EQeq?4wp$$6j+^yKA zn7`;dzd2Hi!<^`6q{Xe2H-!JIEiOq@_j!xsX#JmUab+@h_Mgz=%&0M)<3Ef%U&nY2 z?+F~O9bqh7fL`VG7u&x9ZF=H1tYO2F9hk6t9e&+QJ;&LK#aBUtz1BPfBD4&=*k0>4 z5I9#njcymhLu{}0Hz|4nl*aa2^8kwwPt}O+wI0P~Ldg-{91%K?Kj(Z20b<*AF+BU* zu9s5PEAXh>u2+$3wq0`}lO8e7!@SM5>(Hst5I!$70*E|~pCtaghrdp*;3s6Z zWhe9WaUKQIxs(~uW!71VAkNok@E*^;X(P)1I8lMOH~;X~!wvmjIH+PofT-KK>qc zTu<3aNv|~s19!7G;MmQnfv$<l{$XP9$nPfl&7eJ<^YcRC`y#+rnM|L65FtO`6gL`@1Wh@OIW1jI1 z#K>LFj16sWUX#(8K5Lpq@2hJvxUkJ#VH7RMc#6!68CPsG=Gtk;tu?$k83Rex87i9b z8_2lzhAQugGp$z|dr7Y%gtr*7Tmt8=SsudnYgTcdMJ~LnEN|TnK5vHM-EMhT@lql6 zH`VaCq*QdS|AEiLrelW3qkxbQ$KCKNpNF%^$$P`{ZaC!g3Jj0ST*cqU-T(txjqv|UJG-IW!|*hXFjaV63hI`7k%af%3NicTkrLm_bPLf zWp4YS&)lKRdo8o^w?1>bGM}={+duS~jmq3-ncI0Il4inIWpW`syg2TiXZp-7IP{xY zn~XnU?oeNwa5h$-@STu9_H=qWQF;y7oY|0b8#AyZGE?gPi7ur=o4>Or^I8M}NmI8U zUei|^f~6l=lPSmLpX8dRuyakOG=-By9+f{+n!-ua`cV5b3mNWU}C^?R~xg5Twf{$@`0JZkdaD;h-WsY;d z?=zA%2&*kNeyW%AIYw)$V?u zyI#4~mb=_-^||ZTI>)oZt+(72uI9vH>>D_iYna`ZSj%l?3u*jmSKD%15?XFcLd&(Z zZMp9xwA^>%TkbpB2DIhA8{cvdCbZo55?b#22`%?;ZZj&5-*Q`3ySCg9;#=+^N68tZmRb!pPATl zyL)?mW@5|D@LDXhgO=ONOT)%CE&FyYx3_nS&u!OokM*Yb+;%OuuNU>X?ON{f-nBlr zUCZt7?eMwnTJAva2R^r5%RRws_POm^?n&N1d~Umzd$N~>O0K!luI1)9nd~Umzdz!b!=eBFPXLyhJ+;%PZOfT4SxeLL)-LqrOop{>1jc;MwoO$Nn z?%gSkD^t~Ebfq6jRCt2WazQ8=7zad=KfAfUCU!`Z5C-ehKPBl;H zZ>sdJwOK=%kO!4LDeF1*gbyiu=i01FvLE(-CQ-R}ZPsDZ|4-@dYqO3a{fK%mlAhvW z$jXCnw|9M7tg_jP`hw*?;oakNZAE?Ea-Z~m=yPpF<*ApV`TO4Qe6Fpi$64+VJr{dL zwbIy%I?8gN^N#nqwxXVIxj*v8_*`32Yc2OD-h7{niYn>7(Q<$4t@gQi%n0`zmiu$> zR-fCd+-EHJMekca_n>l{E%z7Ri$1qSxqKW;ZoKTh<8$9qZXZ-%;lAQ^!+V_O#_P%* zVYvsqQ+@7h%AH}k|Lqm~+-BwSfh(GS?N#~QSCz|S)P(yR?>e8mPq~ej`?~japZk(> zcUkTm-qSv}Nx3gs?pxk(eC`X%`_x4_e-IE=qr@_jB+2g z+#5srKKCi*K5w~S4$bwsk1KbdT`D~w*@_cggZ8Ti_hJuTy7B-?zr%yKKEhe z9%H!$;XOY0fi-4ebE4&r4{K`f<-n!{+2GcMZTHAc*ly!h_yT0Q#~OKY32pw%6`Aj% z`nW5?rh9z-icD4*(CqI*n_tuJ@?zyTYj=5ZnB672M|nf36*jv^=`Cx;x3@Xj^pE*aa(kN2vtEV!n9g&hl3AJT72TEUH{0~3mxfJWx=;JkRbkVY;$=o& zc2|7RZmSpYFmz@SxH^cO$mrH)dUUsff?o`v2u2E8lOly@aH(lpCB}+`# zd8Lw*vVP8<^eQD6n2z#lCFf*4&n#H4@WG#oq-Jsr!vfg7ae7%wd((hajjnW=|74C)|c3MXs*FI~j;^|^L< zw9|5b8!q;_c6h|kJEHluaFx%s!=tw>_x12~KGzP9k`Yny`$qWdKGzP923hV~;irAB z9Uc`}?%Uzt_*^?YT41>?;SYVTed?^T+;_wMu(eln!#;JkSnm7be4lHdIuBcJYk02D zwNITFEca0OQlD#|I+bvS*bMe%X*Dc;*DJkk6 z(J=AEagy#tb-fAF@^QACll}jYEjTOhJvcjVclU&}jFeDX-?a03cX!jV!x}f`rlgF8 z6I#PDv8&C{SE@TY)yQeiWPH3!a^1-pytk}Vf6zlQ@=XrADJi(IEJD}LgW)?1eP9<@ zl4(g%eG&TZnqg$k6>0I8sNs^d#7ord-Du)B{Ua_>>mGlJT95ck)H32PQR^9hiCWxM zX-va0_7b(=WobxgAA5<~v9Xv$c;Oo_U@PdO*STeCOb}(>!`4@0qGXnT?jE`QG$zVD zE^v;Y%Q@Z%T_U$tpCa2JC@37StL{{{H{{FJ|= zy+iIl`INuX|BcJt-gMlXhmL_M9yc#^>Q$lhvxnl2v;Xqu;NG-9UNO4=Tu`?P^(Uon z5$a8)ZWij#pa$?FxG#HC;PD-t2uP1#66&u?eNm|Ql)7H1zbSQ{P#-9DjZkf%MCp}6 zeyGe3T?TO_4*p{he;4X%rP_qLMyU^kx=yLT33a_v?+NuqrT!|^mq4934j0@FoiBH| zjmPYoTgjg>>!(gHoX@N8c*)y2xXz9L{EObK&+0_Ha9tg9y?6}s zeUs+H$!aMNL9JtjwPY^@vh02(?qG9}D$urJfgR zmr~CP^%y8o`U4@qr_84u=6iw3_OY~2F!s^37a98~+9w+ONZKbE`{}e#G4>I(PeoRv z_)evLmT}La{XAnonf42e{UqAw4jIIf$?d3QCd|)ekp+te6LxwBU%R5YFurI8Cl<}S zp$>~?(^?iyi(`uBMxowSYNJpGmAXNw_d!W6UMu7wWv&M5nZC)5v=dR(YylzL34XO-F|)bmPxTc{s{VjFr$s6ER2 zrcf^`b-z%*Q0hLRUiL;0oR&9#KF(TQFix)9Ov+BWaN0CpU&&?zYN_qVF4o496v|lK zu1SrbAM~?C{j~2DrzdJXFTM#5n*%+=kdhlNzY68}erO0ECD&ihyF348hz*z5gJ?Cx zb;9`|G-RwQUNTj~uKtfq)+?7W^7lj}S^F+yvhFp+%a<(%ai1Z6DV%Ra+9zv1o*qeo z%TC`*cK4$x6pI-%=H-`PE}k}j-j8-K{Tj_~mVh^vKfjd>nv=A&iWECVuU4IIxpdmp zamhcXQ=I4$x(wjYjVd|4GSqp_B{9KW>b&|=Jh*PhgNudr-PLS?&n1}__#L5sq|~>B z`iWAH3iVS^1BzLBh1{deZwmFIQuhn>3#IN8>Sd+w5$YACzAn@OP@?n>A%CsRuL<=V zrM@cE@07YtsNXB~Uqby+sau8mlTx<`^`=rc3-xDEY=IkvI;gxGgnD184MMdlb*)f` zl12}#lBzmp!C0-kRkkHA_|z@Yw%(&?iL>Kd;&8UaJQJgN*GNI5Ge9-F=t!~s^!>*F zKy1%pWo2LHeMc+nGPIxwTF_EG<$3(d`snQOXPXmik96rSuQNS;1TK1&GuX!Kxwaji z0ZnG`s!?-wDZXF@uJ*;fv-V2X|G(YJtH(r7ny_;5V%#?S>Cc5;B#NraS2>d^O3R^= zW!2%Gyyw&`FVmBWvEbxLH}Z;^>T{z`S@mC%Sa^UFW?*wn_OzVLVQRC6hD?DXX$U;G;jGx3h$Mb$NBOBdzh zp6SZv73JBYL9(X(xy~$z;lt2qV&TETzZn>*sf!&I4dS1>AsD$X4J#^z?<@ScYl0Im zXx8h3t7~dj#NC99h)HQ1{Ss9Blzzks*2Z7(HfVb-u%E?oWqNdHS;zXJvr)SyX}QK6 z3un)?{aO40){Al_1#+9X#_6+ssW7I=k9ejvznlfmtlpJ)r!c?31^D|C`TR1M$R8Z| zG{-M?6Ve8)?|e=2wVkd@+7P)ud_(Aq-i_|~v|V1p{l%Pj3h3HSKJG34XYVhzkC=q> zv!y~!(DSqX+m6K<6`})aR-O)=3$1fGFF9XWwR~|6Zc`R}>7qro6_*5$=q{}-U0zwC zcPtyB_Ab>`%PXvkI!xvaDXUqwtOC8kknuC84Joa!udQ0NvOZqR;@Z+>6@d)@7%Pq# zbuf!0-`goVfJU=Qk>gFx(8XRu=W=D{A+w*n3u;6{Cnm({lt z_MpBQXoRt^*D42aF2-L_Un}%Ij6$G3EKrK++X#D5Ul_<1@#TAdD_|h4p_c2g)n)Omy=G5;zmx zjyhzN$zgGQ?aH!xIgMPL60V;18Ibjf;EmLYcTRuwCDpvJI(8$q9qUNQ<{c&QZf=La zl;Rjiq-I1*>naLsmM^ZV42Xh@aUA}5X8AE_&pfM~%d>eF`sqY;d|Z&tGtVawkH=Z- z>b`{txvfO_aK^hLx7m>9eaFNiVq$y|zegA!#6#kTcu4*r9?#Mp@;@db9y}wQ@%V=#P6QG9 z3yNcjhzHLEXLuVFZ&&1s9lCSN9QEFy`Noc!>Fz>Ad_*teaSCa~YZ&n)++#t6KM4o% znXT@UFL1wzG~8Da5f5%_VtltNep~Sc#rKJj8^(O0e$AiJMCdu62!50ZJ!=%VD1Jkc zt9>c=uA+nIEz^lb5rU^EPEcG$M0jh6i1$@Qgm*U);e1>1XNtd4`~wl;941144-6=Y zgB8ar&Lko~7Z8!3i;05}9ufJuo`~>oAR_!tM24^K52*XY>i%OQ!hMy9_`R!`+{w_# zDNZ6nZawiN=qEz|jYR0bmk9o2MCfT!{Db0Q#dJK@D97C$#F<2-Gpe{oaf{-Qi6=oH z5#hZ=M0oEL5l#~NS|aa36Ns1RKmJ^|O2@&yKM})s?)m_R5?%agLcz&CR_`jg|Tg6tz z0n9(hT||VQaw7CciO_Qu5&SJg==p}?Q;NS-9mo6wo#o3BW6t@r|*F=P# zUlO5zKN0#5DnBU&H1uRC4pW?@xPS;fn-p&+BKRE0!s8TRiWqxLoONiuWmUl<%(CUols4oZ>l( z7b;dOZX_Ze_bEQB_&Y@hJo5V~<}1!syj1ZPMc%7M`8|q%QA|a@O7|Sa$%>VV*C^hl z_{6H}o{UrVO zRyzdXh1ipvzgsCb{^bBe!L457oL|Ne^O6fab4 zQ2Z~&?ZdL4qcRKP1E1sb^QSm&*a>Y8us}yfiyi@TJ#UCi{QEXOh zQT$LbEzN{~oZ_j9V-%+;UZ}W&h;-bj_<-V%6<=3O>Sp8yDNaxZ?myA*$^_-7)@rx5^U z)Jw&a6wg*XU$H{5Uh!(hn-uR*d|2^G#h)quO7U&Qe<-Hmnac3{DW0O3uQ)|AI9ioa8QpNMq#M3}^3iZc|KD{fT$hT`*ze^3l#fI$BP6blqDQoLMo zo8m6TUn(9{?17I})RU`tj$*aq%|wKW?$q&6hfodVxxlYT><_bvXvc$zs290J=%eBD z1CJ9ybblg`W-2Ip;18onh|o85`0x?g0h2dkSYF;~BhEM@FFQL| z+|6%ZZtm%)pPrqaH)6zyk>dXGcTUY7fItFwPMz$W=&bve^H6%W+n=XwrDr>W>z;6) zT(|RToHoCzgS#)N!OJQcoamD?n^oR~06vBoSTHx5S<@&a{4q8lXH3srst#!_Q~nm)UCK1eI6{R%`E9!+*N$;6`!4plSOA3 zI+Kbc!s#KLuDAi?!q#xZinE<3QA1|fI5tFiiYb5R$?rD#-Cq)vx3WEoFN^kwW-dwx z&Wz4mlm@&hx@}Qc;NIx|MP10R$}CGJziM7t68Tlz%EIJV?Jo=JJeoL2+)5>G^1Drb z_m>9s*tkj9(adrQJ36mi!j5h$m$0Mz%Y%N7ChVa6x}DcZdEz|olFlg6wvslKYQgZf zl0(skXhvaMNx1k>G_#~Q-j@^o9Ul!WIz6e>P|6B1(~X<1(<@jnwMZtv!)+oecJ{et58 zQ+iYlXmP#F(z!@gs3jSvv3gD2!FQW`;dfT?yl6vJMnPN2?x;I_cgbVX>FtWlrxHD`UVB5bq3AT-} zWmdY#{RlRvK;b}vXjZL+FyPW`Aah^P9T5jyo!P3 zFWpwrpZx0m6~~ibow>Ll`PK6l_a(o2+u~!%U$%d7Z}OLAR`w!)*}TdO@|SI^>`wmj z{gvIwU;Z?5C6yAet4&_SnA{ah@5(7O9fY@gO(SZtGR zt3xf>Xnmokl;Yc}c9(d~or~v3cb6Pmy*v6bu|V4S-HFd`{JL3qcXo&4Vfw6b5oiA3 zthk>5LStyp;*_Q5CU@nN*^6MqnG<@1_7i82;dSbPM|bFIKEKacM3-=c9}7bArae-g z!{JUZ^7S}5@&x(GooWI80dcp07rFq?`_LCo0VC9pv^gM-Z>yp47tnP81twI%8rg-P z7x9~Uv9X%r4^CT71+#@XCG9&T&J!Xx?GDD^d?7}pT}y2j z2r)A4F-B*O5TnyLsS%zlL_ykj=x3e~MQO~$@O&XAr9DYM3xt@O_69i@3Na(CjtVXk zVs_e}Nh}m%PFfAqQzFEIv?|7+REUzaRBBr!M0wgC5@kX})2^rLav`eIW>8y&5G&Ho zWwI9wQJ=G*w3g@Kr%S_}<+QaGZBk0Iz+LP0V&_0%S9JKcX#5OX1 z3`DzSM<%{O9p9(FNk+$iA!3oqMn^XNO))w~Gn``4k^V)>Or0# zLDX~c)3A?7FJ@S^w9j@z579#%Kbmzv5%TTv6L#i@g^ww3QygalRm;i@-ldM0>baw%5B5l@7&m=7<#cTOX53g@aw%jYd|2 zUc;y{A5{x81R~4tYeqIdCfkdXp6)b}8YxoyDaB88aHZX7WD)nen4!-XSrf-3B+tms zkIDA>5~Y?0H0Dz(pK)C7GB3T&)xEz)vPQ{zr_Wu?sO!WNU+3J$UTuV%18VB1MwmBC z7I>R4b$UI)h<-2N@4qOuklMZ%(|#-upmd)X8d~K=&uz?{$T++sy)RuiQK)ecUigl= z8zeZidz;Hmp1rGiR?_?T%(8xcBquf&d1fIqkK8cKaYsr$TJ;esqMIdY%Jr;NAx z5~o);hJQTtTTh(UJ7x*}A0LYIbbQEq%H*d}H$TKxMKq=+{59q=Up>~C)Qu5A=6~i1 zOvrhnh#vXs>^AnpK%n<~v|gY=K$5d&Ze8dQ#bEe=cN;4pdCYr;W8$VktQ0{6(R%?) z_>z#RI4hjKTi`M2o}^z>$v?UM-|qWQvitr!nF9g-neG3wxjhxz|C4!cz~qdP=+x8n zGyo;L1y2e<|0+iVq!`ieL!5EP8i$jPjqSe2TwH8leu{O!b;7aS(x0Kb@}YqH?t9vu z{Jmm6u#?|tQXj{}@8j?7Z@s62KCu`C{b3d<=x$F2fJV&I1VajN7`wi{a^2Ve0Ln?K zu#OE`Zuqz&W``ns6Ph^&q`#tdq|%meY4!p%iF6<1EKQkKwk?_h`SsEIV|ArrWel4C zxnlQ=45{yDS^xM|(2Bf@P&;Q7%~i9}VR{>HLASMlGnTSzLc< zX>G-V*~q(Dv(GDhU5*&TQFhPjD>|*rhV4JX(JXCPMbA()`H2)%c@tFS0t_( z8&bwXTUcJPxO8Q8{lfayD{ziMlx?N1z8rf$U`OX#SHEodu*D-*tpbUXkC6+@YFDp- z8+ymGn%atmWy?l@LQjgph%~p*0oTo)R*VyTQ9sn_P1im5>Pssx#e0og%%4+p@o!k= zWtA(vsYqC;7JL zP8l(7>a;O&qSuAo+{(BOoHvKu1>;sn@m1E3*Y`pQKF;O&kUMl}oF?o|pF4DDUUjs9 zsUFUsx%?TsK3Y^+wG45bCNcFyz%1$a;wJY#=HI%vO`DAJ7@g-@x%H{XtH9@?vWD$ zs|bh9tg4LGJLgnfI;+04zQPHvADo4Ce#2)vMbpol9oTIZSRNQtM#cove(4hh3&O}pSszip%Bt;E1oOOH9t?n$E zHhyNs#fDKl+-CIT*}8g@8_V)ex4SWmD*V-@@yk*dE{ttKlUzm?2RH34s;Xy>udH*5 z^B9H}L>^0;6$}hpUZ?PHrc8DA`fA6N)mJPaj@O2BgEjy=ZAR=oDx#_FqB~7wzP^v1!K+?od@$gs#AtsH= zMECqaS{7pCkJ-N`y!hp_3kz4))?x!sa6PRy1gDs7z=UIW^>JSw9|y)+3*O3`U5?g+ zpY+%kz97p)Fs43lYQG**wJf36mBca_n{mcTmW*zAv$d0Diy z)-m;f-GW5N#vJ>*hAfy>Up}LvwrWLmVNq?>B^9*`>T1gtBs^ftB=WTtl_)3H05UJiDXP(?q^Y~oC3|mR9D6T!B3tx3*Q5cLbGDr zwj3MB(`GtlODoEjE-S5DD*H%fcd7W0TBEJmstDF>Q86>NH<)?s%sQ{I@T^(0Ops_s z@vWY15hBANu3l z(vf&`K7u#lBY1pcI+D(h3NPTV598SrdaU7FoY9%uDH#8NpLS{U{g`wI^-)Jh`uJf- z7VPBWoe@bL^2ECbdOg`F{8`!&jBhune`pToB@$@Aj=(BLUMpeik3Y)E zH%4Hh9C%Wq<4!%%$p2gPtG!#{?{ek`bODrokX z)>wTr;SiK-0nIS1v2sy31m!rlImZeCtz1KbTs`E9I*{9vAh!#0>@%#f`tF89Fx(ap z9mVf^336E|sE+jgB0+98U%pu z->TCv{{}be!#0zczA);C^+PoSus*Y=%{0(49^``YyZ3bLK?I-rj>n&kU%Kkcg&WQ3 z7=V3O+xBn6?iG>5LwN zy;)WX=zx{%mq~qm#hjZ7qVKxF;~V=LnrFX9`e$g3z6vmC7F}bQkAJrH%g-=jJ$mSF>aTZX6@^z#%J-#_`kS z91ZF>{BF+k%4eJEft>h-(j3F|K>huL(j2R>c5*75{tNKe1ND!y?>^nrtPB9p#J87o zg7R5sdLWn1PYDBpJ9t^(%~=o{h8!or2)Crub;K78Q~siI!Kx7g3G=5tHnHO_t> zlGj2@B=Unt3QP`u6%`M`*FSOaU;KoOML=Kn#F6&c`31ojJmDt1+8H1E=}3}dKYj}* z_#$T={8u>Z5_owtdto-%9ko~9U|!lMcyDpnhQUPcPc)l$YqCg|B)iknjkHEErBgc|6P%1ACTW$ zagZX5 z!K8U37jc5(Ig0ZX7c15(^6Ui4bA=u8D~fk2KB)MZ;)m zjYsm|)V&iLG}D_#!~>_F(x)hLbtL(PL^N*MOA7it(&+HHPM7?8#RlT>=IjQ#Z&UZL z69?eEN$K6h6L5Bi(yu7KuJ|{_B;*nG^is@G97ei)RoJPbT6$WTet(E1s{oSP{u`JamHW zPgx)MjAT8?CZgO26H(5&M3gI^c`U~QBFb$N5#_{Z9m_-dOO!(i>Em&h0ulMVf{6TG zMTF9IMC8i`BGSK!h;(ixB0bxQh(8VEh3YGqOho*ozXzt1Mm!M}!9GMV`RpfV6A|x0 ziU?Zbe~Mx*5uOpG;7B6UGg`5Lh;$VxP9j42RK*!Yq;t0793s-YK(T~~beAheiHJnC z;tC@2pZ8ea8_8pdJvBp38_x$9+V^{|O@Ey@!bS{*j1y z{+)>UAqdACuk{P@lY9pa5s9bdCuqq}#8>hOwB!@wE$Ig>=|}vxtG*pXq~md=pCTf# zeM-MdM7jtd4dm>H&Y)4<@_e@}t`(yz^p6v;=m_hz^EN?SZ{%vGBR?27BmMXI>n) zSH}0Z`oJRrpKxbBh9!Mr_cr9Ui#p=GB@X@%_PksUxzL$#itTw>M#76+K*lq)+dVH| z0ud^t%NdLK8;)?RL+B;i?Vgtg63G#Mk;I-C4%+-ZFC5Z^3ixC8yl|+bdtO+(bkEBY zy2_px>~SfFdt?`MMsDTLH}R9yHC*FyRM?5zOD^_)3^%9KWD>RB&tVTIPvdW$EJThZ zUqGT>E>KPC#GNWD#Y?i&nR>&Qc&`Au%z#37By92ka2r!fVRZ{BLNf?|Zet~cx-tmE z-~#j%a@`qLu1MrK=IqLbPQRI)@?gQO01?nq#DyX zY;>2v?qrL@8&tiF-j^^(xYW7Z^(5;_(io53?}s&VPZA5~pIwctmyzirVOdYyDSkb1 za{PMY&cSQQy2O_01{Vrr8&YhMF5D9q>0-N;U4zUOz^S@sS639L*%igzf~o^5(3=I7 z$E`K)-fsOb%L=&*6P928F!N|w-ZYep*UNsyBGsab zORCB$7R;KB|I>yKn}`*sv4yKgzcA+`7QB}IQ|ny=Yg_R&M_ZGs6dLK~#xMDN+Hs3< zRY7p^WRv60%|-W#*Kz!q>pMm#ofE$>wAo2qD*6Vz#VW*K?)P6l&hfCZF7vf_Fea9`o zq*}W?D6sNK*7XFI{h7s@dOZ5k7rI%E6^kwxTls4`e>u8QfU$*Z@)*Kzl&nH@w zqpNTHI&N2s_>DZ?#qU>QUbQ*<&&)V{nzQ}((qGNOGBVZ32GlKZnuRS>h zfh2}&Mk#J+UsrX}h8Sa1MFQ{)h7?iWd^7z&f)b}d% zmB5Yq@OmH9_ZQf$A6T8cp>Jvj`SK=sL4Bh!0gwwf>f@`QjUT_WQy+OWJe!s0{#ipF z|LmNPmE)OhS6d;Kp<}d21#?j%98Q<41Emgo5d)MmkF1 z&UD~2Ml2mn6T*!do}HN+2*6s2f#f+0(h*rWa8|KD{unNtB+Q_`7cgmA19xkzK1*8+ zy8kQI5-?r93CnjQR1GyYmkb$lB2u=Ni&3b^XU805Xd0uq79n1LlE@dtB=|MdH(ZMl zFK^b#`tiXBwt(TQ_hI8k=;lMh;K8ePRDbFj+6KS$Tr9(!QZK_At$#y_N$85pga`9wsHIm_>Y zEFYrGCj!|HJv1J+9S;x3!OA~XQRWjNH(u$9iZY)F_c=;eC@xXFR8i&=A$N_^GM@-~ ztI~HVKB)LzMfT5(=V8UpC=}A{cZfq3xkiuQhYOVEdLe98bLJ||X9?wNiTJv6rP5zk z{Ho$3ijNc19OpTuxrUA3V_#MJO~vxj@R@W+1#er6Z~L8m!FU@+o*D$cCCO1|Y@7ELYQHlfR&=`GF*bAlah<_x>e z&C^@fl~~txCB`)w=UCx%yK)ELjIZ&(2iNiZqJ}8Wxohz}oO>nqLYyi_yVq<^4&zC7 zp%xb>9EJDTQ^elclSkVub{FcjhukVuY`FcjhukO;>~7z#R8ZR-TNReh5(3lXc;eZ$20 ztNTWT-r(kE7UIk>oNCA1GdafG>>$^gI?S~u=9=5g6RHx=rm|(kuk{T~%>eIE=&x-h z=N6wkWpAr9U;@H>8aSfA-@8MZ)dt1B4I9&%!;OSnM zt&aX^Lvna^bn*tbaMG~C)?w+RCo=@_Hl&Af*4GBFaMJJtPD;@{)`bQ)CwtF`;^C^R zOX1V4T?gcEJMHO$6UR($&^>Da&m3cJ@svE~R$xv;+JQOe zktY;xyO_WGYSp!?rLO*~#rML@adK_Ba!()sc#5gG~#=d5p`xuCG%EY!6ZL4_l zAZuUY!F9vfUbU?$74&Q8iLAflj6ZFo4N;tgmj^9KCr*FsPkKv?-Xipl7`>x^zqmGS zd=E_UZE5S<(mVRc$1B(up&p{2Sy#q0*w{8Q5Dr}&abY{@qAu%ZQO1+@6PET9&T(3{ zu4`*J)UZ0*XIKxHGg}_Y9n|o?Zc0&RNj`cOCnsZ1P^Noy6wdIQ5g8Sod6`$(rO=n| z)to3dGuq@p`m*%G_R{%iL7|pzq5Y3w4y`umb0*FR?G}s0ypkaAT!enpWqzpS!lj{m z5<+O`5$=wVdNlO#hD=Vyq&7J@-S^%NW(yz6qZ*DC~nRr=ATW#BAhoXH^!!nBcMh`p^Y6+tbpe>>$v9@*I6XefJWh+f? z4!Z46##xjlK^JQAM9aK@_W7cnH4O2IbMM=QZu{#+2jUTW@721#QE@YJF*hTbSr;$a zw<~4mCAy|bNO7+7jn)J=)fyN6{HSV8bTwMxioR=4Tl4_N3E5s7&JT?=w?+F_87i~X zFIE3MUfXwZd|~_{)uzuAf5_Y5sgO9w*Yqt~m+Pdz6u->jP^hggrJ40x#w%6U&1J1S z;`7+*;z_DF_YpmCHZ=129}2~dn({fS;;1PU;`yq(aU$?vA?dp?lqsywb!ST~jxciy6(ySR|mwYo~`Uj7wPbbd-9VkCgJ$YDbGEMP81( z=cC3k%rEo{1KZdxVq;AYW$xy4ghMU3uL^N#3*;1CL@(-bu%)w3n6fo-x=l)NMd--o zX65>(eY{NQ;M!2%u1AtjsOT|x8wsHXVBgHS_A=OMJ! zo)Ql}-;GOVX^M$i%w-!!&y<}PIE{IQ(~`UHTk8YwEDgwK<_G%lmPgj*M+$y^h#n)L@ARQfry)LBQ?`}l0h0&p zFF6&M4m?@t%+eEt&P079e_jdGm<~J^7zXxI?5@b?JL{+6^7-yl!RNb4Td=)eCM|}& z6Wgbs8-5FK#J2+sHekZ;O&EB%H{k=sA>$&>{K0xAe)kFS19WUX)368#4`(ZbacmOo zC(a<->vTQFGod`X*!4_YNfUaKUpDM|rV7YlJrlp0V?EPF9PxxBobJWqBpyN<;`&!z z&$JF6bv@G;7})p=;45?w0yyFszI~B^PP-tMaE32eEyvFAk^s%Q9iO%D(C_#rEG_GB!4%JcR^&PjWXKa4WH(XfCMzGsnRz%i*k}SV4Ce+LO-{-klrQ$4hgi4lQ21PL2pm$UarM?L^)L?B zoF_zb+GC8z`9gF}Yow+Ngh)@Fd=|v!2+=e3Ec%%%M4!|NxN0&yPl&9vN0|%rCCu#f z@l>$D8w*(HrcY(EF7(a;^{|`%1O+ehE&|o$cAq#6Iu?o!$4mb;{gnt6_R^oDWU0rJ zPWIB*leb8CUA^=@_T-EylwZv_cFAa^ zdjst$8C<3xSwnl*3|_Yvxsu^y`CAS>Ts;84J$gnq{1uq7j!ri)N1Y5FR2}&e?ctu2 zi_UT)o2VnX=S)<%$QIf=_bi%P=tQ>C-X&u=)7(fkC!e`utukNKlVF*2|a@>nkRbf2Rq ztYkcPJreIe&jfgzS3oaoS!OjI&w)C8I~JvrUUD^RPUe2Z*!{Ceoi0*4DJ41a zXIHbL@AXX1pY;&nIw$iMN~XXO`&Y!%pJJX;yf{xOdQNVg(~moB-0`w{l^$
    lvu zKoi<{^;q4vyAdP{d71S-bi0N2_+8`yt4_at4EOq&wwELtYh&83k7?sZ5Eb+`FU?|K z?S4^u9u{&Y?{szfXf#XI-Nv0U9Z$xR!jJk8GMR?--$tEpizlAD>^8Q>JiQ(BRKT2l z+j{CdfI8mxD2b9qGFZw{X9*)G`!a)0mm`AV-I+oi zjSVr6r>n>6zT(jcGVOO$aHKtx*y%TwdZIBsheglcn4V}%4>#|qAocWOnwMBTS=@5v zE(_WE-LE_9sQcZRTF#td;W4KCOuD{n)n+XqXSdbk^jpcY*ce-f9Msdp59%&nDfV{uH!sHC`j8I@!!-tkY-(}pA)IH&5|#+&K!dKUBs zm8|YNh@n|BnzfMJ8^j+2&;AKKe)dkhj_^Ee9tmwvyyj`xNLly5+IEmVGTf9Dh^ENd z*1FJL56AAQqDuNFT*sEWf5n`MZBMw?73{t33idw1b?Si?>lBg698HdKyu$J*O9n?DH)L|KnQ@+MVKAwY=;T93^_>9Sc|oQHD4D zPjNywGJFH#p%wW^dVJM1Mv039fcn+X>rm;(eYDP zElK!4CVznZ>vvjJZh~~d@cwZpXa5YxZl7Lt&CS!cj2Uz4@e}wnecF0L0e@ypyX)F% zH&45E>a|y6JEtF;`$FzHI0;-${PEr|h1?6T`TyAa7Wk@)Ywx|!K1ogiBqSj*35tMCLJ~+ckeCMs;v*FwwAHIt+j@cCQfph=Yg{2Aw;+cofm zpI5PD=bv+>;8o8D%kz!|dt1RZm(Sq8MKdCIFPgDvI{xWjBEEp_J(_55%U`*332-xUQh@?x3pj38=fP~6Ap zR}=L6TpYf4rr5hz?b;d8)1egm@}-+@E?(vPE4i6A$o(09Zz?RA*Q~4F#DBG`0vhgwPvEc#ZqRlpK;%rPH|=xy22x1FhIlictsX~4lEh50du zY5ZqOj5%O3w(PiS-N5!OI9B6jT_;-IeU0+NyN=ZjB_=UtC%m+KUmF`-OB-oN!KjXwzJAdI3MoeDb$z=vaaqe%?dyA#U1eqZ*|p982CPx5 z+fjWvtg`z~Y*DGDEjwD{rG^yTxwhgNf5zw|vq;1#swD-33qm8nDVTzug6VY`WIQ?Y|xYw6qRj#}N=GEgI zVXH5v*>&VnH+6Hq%k5vQ2m34AtiE8Vir{LXoR-@gnTXOrqXzUmEf;-GGVcl{UjsWX zK0hF)*DL#*N=yv5>zYpPn!@)oD*a`YsdPx@$(%;%kBwy&^%kZqC_{O9aiFM`ZKiW6 zqt+B%*W2FL+R}wi74NX1@ymBZm$+92mXfZmt6$U7+27RH)pFIFm>20oedbV}TaU`9 zI_)<}dA*}+?Y+I-y{+uvGGGN8qKtof)N;Qjfij|o-3l`L_0-Cwiu*WDZHN7Qw|Glc z6t@)yDzdC(O?hv7`))m?>U0~ZMP2=>GSxuDR02)cZ(w`1}L%-mvyE>l%!51Lht`PpNy;1J@PTH-ZVVT3WBN-nu6j z)A0Q2Kesr|_dLtTS!26hTMx(Dy)T@P?fx^0{xCkuj}^wp`?1bFHlHDkkM(24`_ z;+-ikTrwF;CYMqCVg9zpr4_fWY0L3}w#FqFi95=kK9^zqa^KYX*539mIe&^y9yB=* z4`ngX3-=8Io~LgT?eh#yHoO3DWcU06Q)ZvH40gs$Jn~~kQMnU)yfG6fFF*!Fp9~K6 zX2S0A$+Lo)FnIxiyNj6^dBJ+h;n6ZZ^gKpQD+59C#_IsXSTl5wDc0;g)D*mbd92>U zkvdzf4=8JX_r4Ir9k>rkSm4(6Ry(DPrF--jbT=yze{=;J++V#+YgyCbLq2SkC>P7e zFuFPT!w%Q$^0A-BrfZf=5#%lm^CcGS^SEw#iDgAWEyQ0~{+M1d{`~R=LEldgapa}r zIPT}8U23z`%y7fk9>X_`g7aQwoZ;II55K(cg0I;y0S({XF?`#=m|8~A3%;d?TMZ|@lLUW(y+2z>F%!8dF0-_`SPz;`50y2ci~sgEZx z+3ShJHy8cEFK+=3shh11vK#%)1fRcOZa}}JJoZbDDdc0nTp1(p$#iea1i`MnjWK)& za0EAx4B||>y~1bwp99}Pl-W4uosM=?{rP*k1oei(Gk-8s=jM+ew>NPZuM3&ynM>o$ z<()BnEwE`nVwix2@3xq9PgLmoV7fE#XY}%+7-E4_goC$N(|V043qGX z?|b0G(8wmD+!w*O%n(46zh8-2@;QDBAQ;Y;<2l+B2!;nK z+WHUr1TEpywtp}j+y6dCdjrAnEMF+|KPe_$y|3r;(0)NM{$w|d7qrbE44)Dco*fgO z9TR?5OgOCrc#gLFgYt7!eRa7kIqnrN9Nck&{8N!bJ*IH{3R&l<_}=`8cPP*CTL8iM zXDj~aT^0=XKIcGQkROA$&pGN2<9YB~0)FSXFBxdx(cco_NbETWGY;0E*NQm8c@76u zJOWpaH7|xf&zc1vcIPtuWnwg=UW}vMHTYvV*Ksm2o2V0-b7Ovsph;-XfoX4IhtSQ6 zPPX1IG}k*a(Vy=S`n`%ywGIl+^_NWa*G~w|xhTIy@TAa8HxvEuJ3@19B@_Kk8N!60 zmY-q$Uc%QZ{s~qHeE6^Cg!~r4RH3;(!EX_mZw*|k=qzRPh5XbszofBR_-813vc<8_ z3!h@$Ahed3ZQUmHHx>U`7VXB9zemwI)`LQG?u6V}d~urLFRE~~r=WoX*FHz!agu9| z{_h;rl`M|^&H*^ox@6A=$V>=VQX1V1bIoZt@yPYAMYlRryvw%~F>+9F~2 zWV1wWW!FItb z1+NjjUhrl?J_A$Uy@DSS{G_0=$%63j3;jF6(}L<74+!Tw)|4|taGqe5;0D2VK|bq| z|2=~D34ThD-x*^#U(+U@hlwCj*#ZY%CG?=+ErRz5J|y^gLC%R8|Crz}1Uc`de;5-; zVy0kJkjG-^f4ATV1pig=-vqxb_$|TXg35L{;=e5PYl5j^EjL?`XAhXpGQm>8T0tHK zV)!<}KEWFV-z9jj;J*s~o8Zp{xh6q5Qv`Db)i)8~-zD@lg4Yr8cbm{WV8QtRO2otD zXN7)R@cV*46?{dI4WG8##}g6%9KixX9u^5<%C}bNje;#iOyzon9u~Znh$+~6g;w7{ zfZRuf=J)GpbLLs0j|u)t@K40amKDY{n)#V1I75(!v*=$+%(kq0p<4ud1cwE0C1MKm zUZFoM_=w;WMBHMY75bRqF9p@N50G9WbV{4;lZc>a3Kj^iB2KrgbwXbu*d=(a;H|`5 zTgjZ(w<91f5{`Fe=H}WKNJzs?kk9B-*rSp-athAY$l=|b`a6d zdWdLGgG98KVItbWULxxIPU1YdKg`Ga1!>gJ14PurLqzELF(UN%BoTUgng~4{A)>r= zEJs){Lc|ZB3W*s+lnYr`h%Bq}O%sd~QO=oybBQP~@8`rkA|e+EE+?Y=7Yh~o3vI81~dZxY-~gg$Q* zypssM-XnM~5&AtKc#sG^-!J$85&C{m@F61f{;=Rwep4M_mSxQ%La$B4Y^*;Kp~sICp}%hsp|>9sp)Vd6rJmM= zfzZztMCj#4BJ`oY1q3~OoHWY+c_PZKzWsypo+6EMW+AUE-&!KdbvqH|L6)pgx%3bC z6$rhYh;pfVMR+4=luy+cXjNY*r>Y0gsvc0@`z5~8FUtL-&|e`Uu@{9NAwmzQg#HT= z`rv#}<%bBpMS5_Y>K^gnp8U`tTm1 zTH4;ow?6Xo^DodJ`*?jDZzuAhWE^K?9diV{*t!rl-mFj6o*XuI-EgHXxWRgxYxm+p zWp_c_)7aDjJ3X+eQPh`vau`-N3Sp}(CxqXQiKVaNkM=caQGs?0PB*{WF-2MGDO9!| zj>C3EA^f#vvrU#i#y-S2ex;HPYZXfFb#~#gL#KB`CM}Buy#kQL$FWLL3;?ayT&}z z4ui=tzCRMM8UcG*xpvV=-d|oDotKR&Ws?gpc$+No=UN%xDB!&`j)La1Omdz9Uln0U(8q}QKl zODKN+OncW>Dow9yMo)s}CfGGP+_A|ybK4(;oi5K--X_?}vyf-De)b{sPDRDbGis%4 zKP-#|!$yAxDdP5*U|P_;vWe%GQ>dW4xcWJ1!A_DFPgA4gjqaaTJxk{HYf!#eDxbHi z`Y`=-sKv@H#2@u(`sh%LzYpp@TG&$9dAxLY=ft9+meGB*uw{2=VduosA&lj_J53)Q zYBBvVo(vPlmK=)+VHJloURZq2+0{R^okDEnwC?E!m)u}@!@T^_G3 zE7^ToCT*GNe0U|ZzOXz^KfB`B{t)KY_J84FBSTF@y&u>t`YkADCw^R;MZf2hN+@Ag zA_CMGH)pG7l2FnY@Mz?mpM=n5TNojnzz^O!pWsZ|*eq(}<5MKzM+}c7@nO)jS+th% zA4PnzSwxE!VzcPyNKv4^M?*fwNAq}|(_bYZba+q`vLad}4ksP?sBF8JXS`V)ar-b-mkxF|!Y5H?+sim|H zG)@s=5cyU(T@jHq2dRd~DeRxHyd;EDcXnL{S=7?!sp)qAcx4B+gMpMQRz+JXc*;TgkL(6^@2xLSZRs;TfUr z)JrK9GgGmEpbey1ihyDmdA1_(IlC{j$a6y%BhI+&gr)p|aQg3%RKhY=o|WE*f+t+a z$_S_L#&5z3UMHk;)ij}qJdyMw{3ev~IxYP(^snG`MmksY6RO^a-z>{{Cj)ACF`bNr z#vIgT`XYK=s?#~e>&tl^PQL?z37dHxNzccVbwV?*(=4YMkkIyH$QaKrZrI-gt-i^C zZ{EENm-ese!3S#lz)cV`;TGk|OIQV&@GppH|5|;!_^yu3bV~RwCBsxnCcivv|BiVL z-PLDJ46|`f3{xFhKVY;AP-?x#V;^`F@+K)^7uZ@_zm+usO0(B1F7`V60KaiO>D#Dw z_^R(6-_bS*oaJa3kGkvNvfjCEq7DW3JM=x!+in(YpDt zYtkm`9V`q@k(tIZ8y>pEUkc{qOKv`^qp5->Kxt znXNdp9;5Fx{Fp@dyK$$51Knv_*wt7Q3(uE#O(YK9I;RD}NCjS`OTlAvcg^&{|70YR z@O9hmMJx}$(}Mv)waA@lF*&a!m9KI5kUlBC}?=|&diB}rfE_2j1qcHYPvi3D@N6wzsSnq$Kg#oTkb}>!-$u$KEZ9A`OMSDe37=hkvef>zpC`j)bxn+h#T>%CX16)J$+SKmxGlmT`^C26>}LA&qKE5CHn)BR8!2nL{rz$ z5t(%5Ua1R^m#7QSIe7)Ol`m$5puNvCYwHt#MVWA1i$xE2#jbb7?qgl8Pn0I4m3f(p zr3u;GQrN6f?hP!N=;n}FHFwmOS`ZuglU%eqn9VhH+#d{ zc9H&O?_A4CpEeFtFkD1<5&TZC*f~&`_F~J)(sqkmLL&kq6Ii5^0c~piLidzSq8er8G?^tvXXmH=}=j@S=4T6sMbGqdk z)H`dujP*C+oX^m)t<$kf(;0q)9OdZ@ZSsQxC};c)8u`3C(V6&0zTPX*{gmOam%fQ- z%4_1Ac$+B%&gel?`cBX5|J9q;$Q#kyjTmSC*Mw7hL*x3g%D1cuCvJ28_e?lZ!kJ7s zeb2V@HeHSd7SGhsua*6#aSK;nwc`AmRjcY3!JyHM3+q;`S~svM_|57^Lw2<`tQ54X z^gWttl8E!`R$yz~lm3d16O3?&1N%xb7K@&8U}|SoXHAgvCC7fps-V~HVHi?cRTIPb zjj+9mBK>xFejdl~*#vu_e$}cEZu($N?W&tM-HZ~ix_i^zH9$h03R#J_8N4EVInl1& z7VtTmXjd)ij5Q?md)QoxE!Ezn(SG+O+1nN^T~)IJ>h-7dr8vAVB-ynq0_KW-mt^M! zKM8&yGFqDt$MO4CWVDJtl57ubU$ye!#)H+hD{tC(Q+3hGjX&G?v+7{ZUP?xeq4U@r z?@h7y6fBCViBH1n(&+j*0^cPot78SH*z1C-{bPz!ZH)P-J5om%@ndoPzM6`*u?Twg z8+dvs&EB(g#l~3cP~S@fZ)dFes#9rpS5=@|ZXbujUs7{77FBK7HCq)M<57e!sn&5^ z`#8mArFj4NO`9)aG#HF&@7>V?138`BO1pRLw0!R^GaMF|ws-H~OX0@)h-c@ip{5Rt zqTm|jkA8F9*e)5v%+cCf8eAv$x-Gr6TbW{eZy!y21ir|=w&4;nf8^Rg@*87f{9QyX=f&+6k|H_LY2QnUvtpzED?`de? z(bwI3X>a>hL^6#6`YLX1g@q{99#l!XxAtGt(yPrwsaD7~$DS6)yb~kn9v7nkm;oB- zYUy>grOHebXI`Oo%Ux_~%okjuiX+E9w0P5OmHJI%c5S<{hvr-S)lo-vBFR4ckyMx% zJEC;-nVNyF{!S&^?cBQaxW=Q%2t^s4=>iAZ&8S3`!Wb{u5-biudOT@p+1}ID-q^Wa z_ilb-mR%mXt=+n{uf5;Gkg}LR`TSX8b@p$EojBc-S@^)|i+Y;zQrgmkgR-pDs9T0e zm8wvFD0RbF)r?ZgAs5OURWQ+}ujzXuu5JTXd@ED0Zxc<=?>rM!Oy6ymMmY_%M+OUN zz18hIw)J=T^5M@a)$b0Ruokt09!eG)N`WZGyGJl7D8=n}93YnDH|f4bV@btbuvw*| z6%X`xo6JzEX%(w$OKW$mZfWg^Y5LM&J=dQ;6#yV})@|WGtDp zy|7Vv@yS#cj{Ift$s85$OkrI287nVbQyHraT!$Geo-d!H@^Ypyt_}SyGIhO&Z?%iH zm9Z?yF^)RYGRGzP^>wCvoGI)~y5t&{-&Zt3f@JiAUDdIR>n z=;5>HMbbBa)25y1>D}7JXqM+0pC2Q#7kl&_WvnoFQfQur#$t>&llFMy&T_qAbI=B#^#bauNUogW)~i#EBp<|aOVZ4r0R*mlW4-@&;LBW(er38%s)dk@>qKO@e%y> z8GX+X9&@0T_{I7J#XS1WX79hdZ8w^+d5(^-Y|?^weIO}Pb%{0o7;K*-brxJ z54`SN+4CKJD*UZx5e~jWc|^;o;}I2?Xk1iHH^Fy;N!V7<4peAV&n}XAZnO^hHp5A zk7v>I;_!VqhVNMVvT z@$&b>7``Lmi>K$m#PCHh$i?H!K?eN!D*|73X#@5&gy zli-WSk#~IzUsj5Kb;huobnl7b>j7W9aq?l|Gw~0A?_#_nV;prs_YnAyCD%Pzf&8J( z@V+n~e@qvux1NlV_xxm>H#b5MZZ3Hy*j&Tg>dD6WRiB5s{ANtL&()&d5Xf{F;?JbZ z_v%a>%6km&xRB2{bNS;KdErZNjvjr6@>tJC-k)RSoyf7QThP~yGxGSEPQPB-8XyOO zl*c2kMjqdfXB^X(c1A6$feI7HF#hrDo_@Y(=33Ss!z4Tmr_B#E=^hhQJukk!zxg81 z@ZAJH{d%SLVgBgmfX`o!dm25xEJL^{#{^s>UDrK!KJ<*Z#xZYnM5xtub-3xXuNT6n z1%H&6fj_3{mv^MhvcB%~F!I0_aDM;4hrK_4V)5+zWr5*-m&x39wMRUAe=aL79P||G z(Q^@X_PxUO@HGthInYv&-(OP<|Hs?+bF-@QH`<;b_2Z3mcs0)F;@S5L^5gKn&;75x zztQ&os4xC$hr!e59P7>7|MNvhdm3%;FIYc(it(I-8C9@-`e#^dpQG*nd9fM(`u6^U z^3U~0NBn3^`q7y1=`rEcW5Q>|gwKcx&y5MsjR~I_6FxI0d{#{OteEiGG2ydg!so<< z^Qq5sv|kw14{jPhM|*|AaNGoZ&cPdi!Emk$dTzA+Lk#*p=cqfe=i#__Iqm1DJE1?k zK($?t|Jv~m<2ff_xt8r?sTYVV2X9p3y<2sU!EG7#|H1)_kCc0%gg>Cd6ZISSxaPAb z?JZs+;dP3RSj|GSf{V5csb&NqdX6LTmXG)#o=EuIVggYlL)(ia*Ix z=NjGc$<}8izSh?i%RG;9+(;x{wlPNKf{`fIf0j-T&pNR&$KoOt@&qJ z>Z8s`OV{sgi!aDCzD|FR^`8LDI%q*MKgNP2 zIn+uxFMMm--a@w<8uvX1v->-Gt(y{pzN1#TN3+CR-zHbwm2C!?HEmwUUCm}dV1<%v zf@%vjc1@B2zAfc5tX)$kxMNnW>FcgYnpIqHy*dz#1xwP%LhKTyc)JV8@xoWL{nG`f3eFZ>K*TfZGND%xv35}{^hUuBK^}vpyt@SNC8E)MRA^-<6ycvIjkOYG zCk^zA68=X)WiJhnG7&uNQeL*;xkNOwg+i|otPyM^PPD96p?d}2E_jz9*JMLzq#qUf zQNgbYeoyd4A|_0~7W!2|p08!T&Jv6g(byLWy-Kj0IL)%w3(Zq`jHm32Vk$l)^g9Lr zS?~eDe-r$gpt389`2S9Nx@G-F{Qn}Dgbo?Xg}q-Q_-Jl{xK!|B;w;Om5?a|8MfjCM zUrodmd06N>1V1475hA9*j|lx0!S4wEMDUM-uMn}w6+xR}KBfrH5zHrIFen!K62Z;H zMV7Tq=p95X3SB4kZGr~`KSaa?<&e-{6g(>UJP{MVp9}qG!M_qQ;T?x%1Llt>p^5Va zFA}U2+#tA3@EXDEiCCbyUFZXX|0?)d!LJJ*CBjbJh|s?m{Hx&ESf*e;W)fFf))Jvh z1TPV65$qrqTh=u~-y--P!4C`a+ccq4%Q`Idvx46zuEw`3gytG5(+{KX5>tt5@a~h) z^8_yxEFxA~R;|!)6Wk%Vi&%wy6`|iJ_^9CLh&A{IhS0|aeeU~($>ke@6f)-!X3 z&KE2eyhLyV5f3cegx)E5i{M>E+-&%r7RvpU;O7OuA^4&ozhOhZmx=4~hcS%w1i`3a zo*`o zq1Oe1c|_=!&osp4MCkcq!6G8`T_#vTgx;$K>xf9KQE&qh8 zwJ)@%nWTZLouOSVAPtB|?8{z5=}skcPgpSTApr@e6)=LL+NRf7L?Q5uwKpp}UCC=S@QIB|@(U zg}$Fi{R;gg5qehb3F*B^8v0i41hi@=(7URC(5n8Se^sxb)i{EBs9-&Vt|p>BxOY#w zgE$@Y8=-F^=EA=I^Ml?+X1q5%qRL=#xa$UmDv136I4JbBMAWmg-w%2Bl16<$B;gMeQSZ+Q&An~b|1X684H4}i%=Ux$ z5n{1rMTMS8EX6n{bP;hi+LO?miD)PNLJtzrUhWk79wOS!gF-(8cibGTfEwF!32TR7>+%b&u<*F#JAR96zqLk;T{zmg zgDuIv@wr2=<#rsF;FcYkRdpPe-<*>pty5EIDecRD2s?-Sb`PB%DuMkq@@*Q-DL*_E z0(BbHzQLiPiAAu3I|Pfa;Gb%r?wf?Prw&dmdv$2fDJwU#YIjHGV14qp5AEtm9<)!K zYui!lRr?R6r)FfNkEDzd8qH_8&q5pWZT*;e*S7O6Y))ER2mExU|9;e?-n*}03?%R7}%(hdek5}u}%NYZk| z@C?XpV*DR~PYlQ%C0)!B4UzCuf_7>pgww-yb|>N|ej8-C-X6xamB@}1Zm@3#5l!r% z+(w%Z|HFx2z;AfH3OShcLxx;x(~yT{CzUhOWjd0bG>2guY<{M3*iNcr*yTE!os`V9 zHrn?yUMPuA+u=?2$3R6xk;*zNycxEz5acAaG3W~Wo1jiONuL0O-)8@aVd+-#eE^#9 zO5sluG?a7=d{S8&6~+v!uqoP8g?K-T=W)Zc%u2ouv6-%l^Ls0mVTy?frZJH{AuE-s zjvHpan(R;DI{mhAk4*#Wi3dQ1d)2j-_*t-r`&3@TiO*3N{fdYrzRHjRMWl^ypqaRx zipUtRY{p%qh^+Aq6;Q;W9fjoV#Pt-gONGo#{1XN2R>a&yTA&FJDPlq5e~|53MdT%J zV|K1nL_y-eGtTvjSf2PiYam>5pHU>-Vr7H?LG%h`ymEWXr~xPsSq)+zdz@H&)*d$yIhhVmTPdLgm) z1c*tzf!I4itEs(xfD@s~jUerv_u&`T@~lb2BstSi(+c|l4OdMrQ=YtpwY@1%A}RZw zDyh4!netAC3AJ+yO%xhx04q<-^Q4LNe3&v9komw5Df4T{k^QiwJDF>HhU&2<^)tp( zj8UXwWMH_P{O^qMl%zYE-P(Ri-7D|fX-(S87#s=J;|Of4F$N|J@RT&Hvwj5u;g2Rh z1Nd7F>cHep0`0-rm}eyh&EX{ZNF*KsDW+riqDr!DS59QCl<8LG#6_v7d2O60P0`>O zCq{f=YX%L>Z-!^QPZT0%%!ULs8oyPaOk>q&qTeV_mShQbfoQO2l4}De*7y#lvQ9e6 z1x95oCun>p+Zf+DYn1()i=j$r9u9RXZl>T9f~<79BK4~)NG=t;8GgRs7_uDx+NWW2 z$cBRuwuLdyVOp&hZSLvq-qzc)J-W3Mrx2ra2bW(kZ*xn3cUM*oI60h~-6XzT2b zZtd=kw)Ad~f<3x);o^mhH-qZ$?(XX2#rYEB{PvbDotry%v~~@&wQt^zgOQy(+W)?( zya|H>r8Nze4Vx=*T*29+h# z)Hh`2q_w-Zy{UD30Zf{pRk=H$+QNyN?RKcm6DvVAJ?B4RZ*KrkqG$@@v)8t(w$}_) zZ5+61js;RWPs-b(Jx3%4irT1esUDw;$-P_r}YfW$W zK#x^ZQ(jyz2hwp&)^d+(yD9QGIV>YszGM8Qb?Yn3-b7uOwQm{NW>q$62@DptYl=*D7tSuh!Lv&CyG7xV^i#kw=`Z%F;SiAC6SFw?!4Fm!2zu36~aESC&`} z70g>8pt2OTf-3GC*dht+>g#XcUR{SRN}lBz)v99r*&yQ?G*GQZw>0b0#@c%KFneVK z%3j%kY?raLF%3DEZW!2N8mu+OfV)}s&{nI0;?SO<{MB0fdG1xdd$q*9DsZos>beN% zMdeEsE+&UKe-0ZEJc;dQEY|9Tcj8>dWqqNxtm@k0GOL)mgw2Y&?rYk6)j|4z{gcwV zVpP6Z*HE!dDyqMV^543LwbO9(9P6w$@5^$2bJQ7O-rL7I^UC}ESn-O^5Vkxf3}-># z_?b{15?wfE1?i()y5+!vjvQc9bW8{KaiXjFd!7y%tN*>#4unD1Q}M^i6Zcu@^cs)8 z=C8WB0;l7Te4IAZ#qu$XZVvt;_^s`J;Jw<4o8Ic=+W#0C{uaM|m0e zGx8{maZH}(;Zf#n28v@C|59W4%Ex0Z#V`pE`Pe?tMte-qGvHfh2;n2ieGl@x4w*XO z5?(u<2_}Czj`;L~<#)FnTuL>4gJKRq-cnxz=91`Bm-SN!$%6-$>aBC|$D$*uO4Bbd z3yQlM{>B-3hBoN;|DQO+z_#nTu!ZWeqOOOpqTuIP397BT!Jx^nRtJ=)uLCLm#2EfW z#m{!4of*9}#WN7W{3I#U@G{?$J=y$Qu925Bs_|-xeDLToz zTWD^dAKI{xkX19v1K&7+_Rbh zG|&m?{`8+9$Z?zWd4fv?3yJ9ZYlXgCu!)E!xkKn{1>Y&C-bI7FPYC@PB0AKUggzqp zBf*!5=rAXRW|}I0g6f;rXneDUUMi^CXO`}#jDseq@)ac_J=Go|H;*(MFA;o5#(M_? zg#1b#?mtQ%_*H&D zb3CIStBG=dV*C!FReyk-n}ps=guK38JKogZ;ss0PQ=D&LZ*e)&gLC&5qd2eg`R!^ zzEEY&Pvf^JbB_nURE6(T!VN!illmSTziai{pa1&WWB5)LzLnYYSO+N^>1E(MWy7Bv ze&iP6E9BSO1{iv(xv+C8b}++73p?=z%^n;6r&K(C6DnKcok_ly{TtL3+Xa5@mAJOA z!{x`((ftm4cPr7C@E;Xn_U_bZ6H0iMl^sf&gDB2YhMT=RzIp0wcZdBhjyVapA*%XDfU}K47IVUc-9&DNB!-jh zgs(T?D$)X9D>4c)yW4m(+n-5TWI~pZwTJ(Q-b( z0BpUaZ$^CkATt)as|S*(@r?J=^N^9WTuHjlm2^l;YSWS)){=U(q(`)*u5=FJ_M?=> zk0wm`HDx@5AK3)@oGa~_K)#+0rUhw z-!6EZKL5RM7jW+ZO+_|4Qn`h~FBhm!7$h&0ZHqZ)`Aqtw87;K+c1Fx60#bw99BKaj z5T5|1F%GQUzL6b~^x%%jc(WrC_@03gfiE3U#00;1_ZtWd$uyfm6U}B&)~KBownbOcarN6vyb6;=k-*@BV|GDiI zU2g7YtiEV-pB!A-+=xA-*E2zHwq*1z^$qQVV4=8uTYInG2HCn*qi=Hr_jmL+)kvHl z@)eNO{^=pVjrZTd6Q>lsU5-l-z_uC}SJxUs_8+0r$@?F*Dn zSt14Ny4uF3)$3~4uc>G%t*u{eZQa_`*51{`$w&8=D=DnD$|||MaWyY1*I{S9vaG4B zzVg!5T!ePp;$}5lX(baS)~_xuyWAh6wq)(<(njAFKwyPgiAFx^eJk>6315k8DzB_o z8S6#Hu$hQ8e9yn(@`lFMHE~w0!GdjwDkU_Im0<)oR@SVpUEfGyjkUE+HO1>LZ>p_Z zy-uaqz*YM8-rj+p{yzVP56fu{bYZ`v2Bveholyv=t}U&Ct^*6$P-SoX)so{k-e&a{ z(Q0M4bxl|ImX@wclM_oR#cUiQSzUX@CDlmVRI0mgxE@j)u}1{Y z%jzo|S2xww*EXVAL;0#%wzpx`u(b4|=v->Hk-OJwW4pM%Cc1k2miD$bY)#emcGEU? zcQ1CsO9nc-+Mu72`cjtA#t|mc4+ZRB3lFs{Z_%0=zbnRFfP^ zNz4pq*^}%k`0(3Vc8)#OIVW+3t)7qk`w?jz;>7VT=BIfVpSz(%;|PxdnqkK+0CUqtR|O{`!c=Shdb&W`8E5kM7(D#)=KAD~Lzv0mcW_O4#$|&zVHycMP1v_^?U%P4 z@`}L6@{Y%!k;gSZ69<>-yruq{EGaMS558;q^XsM+ybxz({1&u7-9Zd))F0F3*k{rW zBZ7$oZ)G3KuV*(57k+sUL0&WXDUa>Y$m80i8wdWMNB+)>qnFGWc^O!D%M*D}kt+|w zxRS>(I@);SnO5VN7XQwV;oF7E-(#4BhkVp2qW74fzkn~^e$85uXZQ+mvv|-DK$e%T z9DIJg6rmi=@TXolrWn0o`OEF&xU@zf?=ogcoVg_W)MYKl6J8xW&V~PU{81kJ3)A$e z!P<+(?Lqh%XXF{$px^)RwO_-un2zmgNvF>J8s^<|30Q8?ylj&pg!>(BRt5PJ)py<~ zo8xrI9SwCX?$-qQ_5Mwf4#qD>EYETOCCKluN$NK>CY&RR=NxNXOgKjf&(TJd-#Kb0 z!t>#Njo)$q#qS)8J;8GhW+)tMy*#spd5$)Z{Ejx1{LaCNiz0YXe`WZa0e#d8&9Qn0 z^zk;KIR?x?`L7asrlL_kc`TaQrmigP>x?n|h(Ga&nQnmePclGyQwv3y2}Kdo=NdS= zjg^A+z8oU5LtT(QPw3ci)lM*0(VyqS*bj+nF9=8tg&=G?5$dBJ7=FIsMS{hG9BUa~ zBe+qpNw7@C$;^2_6^xvEa`Ie=GR1;46Z!2_~SDnLhWi zi4z2;2%asND>zSZks$Yy8Lv>VSdi}!&|mE}0UL#W8!=*8Jj%fEZX&wN^+Mk!_+BE` z>S@b|d|wp&iQsRDsHD?ECu8g*pR&UMTp;uXL<}CQg>DdR5mb9u;J;qzn~11%b)FFZ z9~A#j34T-X7!mDE?PY;awVx@vow0mqN~&B@BFZtBi2UXekstOOrb9=5j@Lx|SMgLk zgkIQg8J|6#sN_Npl2r1dM95>mBdT;DcL8Z2m-s373q;5}LWG=O5+Ua`BI0GUJm6R9 z;HIR~K|CcFw33VX1(XX~Tuge3=zEkEpI{PxiDHHe0!cS7W#4>caArinGcoDV$r_Tv#3vs`lh? z18GO-h}yHUBB3HHEmWlUhH6h1^)TjQC2I)s4quI(o~sMb&Q=oBqPEH{WcBE)^O5f~ zm5cevx4xQ-eCw;($hW@AMZWdb4CGs1G2e%qZJdq^< zWjKtIYOZwG*Mc0Bzt6-s8lZmN99#NI??ah#<2)3~{%*D3bzyUEMeT`KFQEpa6}n!| zsUTH*!fHL;Jgus*WvFAQr6~6>_r>s6xCNSM9pZ1pVg8n$-U8oN=yAzVYdH6CtCM>g zl;sq*;dkOtThbrWoMg#&QbopeTj?&LBC7Q2ROmcbsJhwEhP*AX-*o;^YyaT%16BG8cbg}p5WI$h<NN6B?Hq^yIHw=-)14k%k9T;gHN&|DJ`HvlBk^o&Uh~0_T^wKHqsBp$naFA=V=2E0B=qJP4n~&J&QC?+n6ciSt?T7dUgk zv(({1s|%cYkiX1%FMgLhHz8LSIyZvJe1-| z%i-YtMay{@@xEj^yCC+N9jDwVKS1A9; z_>+SO$$ZDewvzrGki_F`DR%f3n@95;&U7qi2$!~%n#oeUV$TGXmL2|d=>51D$AgTY z38|gN^fnYE{IDXzuC@eq%c zrp*n1*WueJ=`)z__Z^+aEEEDf2i1|jVtDn$RDW;M6IM0aHoEssf{=v1B|~o;Q|LO zJL9KFG+{Y4X=Nlrvk8T~4rjC>&j~A(nltX9e=)DqGM1pO5?1p%BjekQTgmIJj1#=B z=5=;PCNh;!%j;i-7#+mglFQ_ft9H|0h=IaE3uo8+7W+h zU!TE@nEiN6JN4nr6#wDMRR77$H2=xWalwlV3 zj`^m*#Nc}eS-}?=CYjd|CNH#BofUlL0WTrocKn83D>z79!?E?y9aO&_vR>#6YRU_L zGx2y%Ib?Bs_}|wGno6-3vbw3JV6#58`FA{h`NnsCg9k{>>C2`*9FWCNQ&(5p!Z-Bt zg8$ei1|OGfYTMqTPjY%*+j=^?1E)JN0{Gr@z{rCxj3$H5J=HE+wQBLk%jq_)T(oEt zKKp%n$ba_ptCn3{y$G(RdXvkxXi?{)&J~NUT(M};m76XPy!vpfZEtF-S&0z16)RRO z!qtiu+b*xE4v2kZEVilu+YfDf(V~$5C5)F`pStyRm>TH!rUOSsON-YnZmQpq*Hl@5 z$quXT(lUJk?|jd@CJ$2_;asd4N(Q##`_EOj{G)U`FOud~3pxM}sJn$vrgg96Q4-&Sqo<#pI{hF?By3AeXwU#j^P zS9@<~Pe*$%UlC|k87b99X4Q2~`}XeMT?}a`Yr;9Z>h_&@fr9ZG2j%pfIjE_!Rm&1I z)zyvlmWE>DIlZRha;v@(rik%1=IuH+Dy*TWy}ga4%6H4}i?dD_9vNxUj1+NM)%rRu z;j+uh*61svvmGje&XrLvbFa%)GSJ)CZ{Zz|E zDh4#OIM_Bhyx9vSO*!^~Lp#1zO>? zjcc0lVw2ZqRO>QLLp24oCg9>F5}~1P^=kBc-+^u2AlutI2ewNytZU!V)*vNDl6|G-;KKD|hOd_K~KbX%@z+0nACoqO~;Q9Xo6o>ZF( z2(B)zs>i^vrm3Q#X?5M=CcMO?<277b+S1jfuj9P)T7C>qoHNActcvQ>tWCFrYt?h~TvuDS zzPeg<)bh&mTGtG^PO`Cn4c=y}QOQc%QNobpCSSkCi#5e+y|pO%7vEYS+}3;XWg+N|oH-HC4xC)^vmA=gS)?U*+9v4-%YLVpNN4 zdTrm_!9*i(d}36ltR|E<)X11%UUhSOg?cYeH5F-X7wXCjypPA0ElF1tH&is$uag^& z_bwR+8_~6r=5I(+O21a9ka}}3rFf};@@mRgN|Z56UAu-XV)}spWWQ3Vh*{r@=H2THZiS-QBGEU%RIbw*Sl7LS zZ$0uwxk@uud2f@hD{HLx?xU*d=^2YVbT$^()HOAzU!@S_!L$kKS~ZI?(^5K+X5)3q zrrI+0ZqW_3EpgP%-3(tP4fU`O!QTpZbWpYh%v+P*7*bYy8E*BZHI=$>DxkcjuV3y9 zRFJPHmDjD;e5x_lbfYVE_j)na)WP&EJ+Z6Tp|nXKTUu#LD#?n@Z5@)N8i*T8S8IM% zE|;n|vmB`x?=A?Xh_ck!?Ivbgh^WbW>%N+(_M`ppCaP5#K9s;6#Gm_qpt6<_e1DLS z$ZmL?_YVW{>-c5zVElOD+2ApbkLE@`BcCbkO})2>cR%$@iGd+U&ylf^~_iPX1&p152 zE606otcJR7^BhZ^A3PU6c+x%gB2duKn`3_jC|`#u<6H!ox4`TAw`jHzV(p zxc1A-z&d4`5hi>jKaM}YyoVu=`C|UaZ{$6VYrni{W61jo`26yo@X6!$gpv0vkq1z2 zF68lB0md;cIxe~T<$VS6qNoVwF9Ux@-hblS#KEOS`}9RV4|B=0&*qwZk7G%+f*0aU z7~f~~r~A`|UcF(t)=gI(D>RXTHk7v9Ps=rTk^J(eEwZd;gs~iW?ZK62-amwwau-70 zU(_m-rcM6%o{eALwUEa?LwR`3#Fcj;_!x&_bW8CnnS(ML$1whJ!^6+F9PcviF-*e4 zaK5jDs_HR8hrt)`y~h@jXZTKnk8Q{})*Iaw;PaQ`L7!fDFEjOvS4Wtx>z=?nR{U0r zapscfQntpi?&w>qaBLrc-OHiKk`~Oe8_sF{PTv)x2cCYJU zw4^=w9%GO{QSqN}`ORo)_#-j=kr??AHzqIm?aZM3lo)=FFrK4bi6Fm!grU6jm~f5& zp5wPH{ciMojO=Ni8*O(Ym^$B6L^JbA_0NWwpIDmQp5uFud_{!}s169@nk|Fh{_Be2zfSmdc)I$I5?Ga^ ze6t20v+AeKeE4T@@?|--1X|kF-Fg*22B#<(%Tk8Y_&K$9?G^VkbZ#vDpwqddxLg){ zm4})l`cqUM>Ved(Is474=_gg%?c(!CaYe~u{mkg5;ujT|W0LSb)TJmCg(%tPrMs-) ze({UG!c$iRj>$r#dCCk-Q$0p-fEU%o zks>9EHxY=_S=T^}t?W@Lxp)(XI8)zeh!+W6Cb&*;gJ2JF7Ty>V{3k)SlN8LkAlgcq zEAQjZ)APR+Ap0NXR|wV%ZWi1ssN{q1-K3GueS(h(^2G!Czeq&>e@29Sw#k(F`dKAq zfqwr!1uyZkAEzvo{Nf&U3+X(|Quzko-x@DWIZO0?DP^giV}|g$Hb+vvPt5xsk#hth z-*BR>8B~F?5kkGwKVNXUAoWCl>Yun)uukw&LF$d+TLe1g6jQV@PA+E7X^PJsNVZU_z9u^ zEcjPJ?szgi+T|cl6wDFiOEmPKE4WBdy=M*o6+)K@RteS%UM|=wsBFj}p0cqFR5pZw zZ4JQVlC-it1gsT$lOW%AV|bt74TA3ye4pTl1V1In zH|QAeDZ%duDjP)b|FzJ677Qn7er0|3FZlw3RVi%3APG$3U&*s@6bTr zwL;$^_#VOig7*nNBKSqYZwS61_>$ls1rri=ekTa>l|SZxp5O(7#e!>yhF{|X}H-A;s@hlz-PoQU|pC4yh21K}zi#4Dg2&?>)( z-zfA3BINW7JxGMSdxXB12)XLMg7^=UhWtfKmMx9?-0PhqC|JB?x&8pn>z^a|%@!nr zmp=*=%(b>!tvE;EyMzkXYaRk*QU%{WNeE zf19)MyRmsPe)ly`!tb%>iS%#DRByjeP`{pp$kB0CpE=c-H#MwJ1$ZF|NBPFRKfUa7 zIcK2CU?KlJ2N9M$>zLvB_EB{Bk<+_g!xg@&G(uZcI-V)xkVv)Xk3VWoBRJ)>f%RH$ z(g?nqlXCo!b7H)Ma*w>`#^(FzOpj+6A{EG6i_RP4@vH>(V^V^RtY`@D+TX%+8VIv; zhxmp+-=uHG8}-d^ui6QH-9WuGUyt97&DY|0U-J-tk2UY2f6JiOlse^MtKWY5H}~Op zWAoMc-PhcM-($@?s&HChOHNCdis9Foskg6=w1ek+y*bUTRT0GAQdNZ5%_?@2#J(a< z?8KuRs%)fLdt$isaPyRrM#RWzuCH1K8J8#-uqT2XtP>g4O2#skTh>Q~;xAYHs}+B# z;x7^Yq8NVN*1C??j$Ei>E>|%xP%)RPm`fz);nq>c=AI?&q?B(NS5t3uG7ZYA2rnKWYsrfs6FDD9oz<+UX*%+5VL zY+9Xjbe2l#qa*99rsAtdOOEK;X+S!xohMPlb*i+%+VR>4Tkh#yw@OJv<*Tc5n!_sf zP;7R~>7<5b0U-Q;#eI+Vhi+ECnXccaAIphUTAhG+))-;wlIE zSfsSRP~~HRX#G5;^}@5As6Jbyd#=t+(Z~!)3D3Xq$l<*?AsSs`bri-$#g$*VxT`d%4&M>4}BJ+BPeCoZ<%kwL0L zQI5^)y*<}~*FJfJot*Yc->!~RLr?eY(mut>DcUD;bw7Ocb;Z?JS5_L?hmvik`1EiW z{5%=Y?A?3lm7(P1XAaq=I-IGGSLsE1TQskd{>soZDt{Hd z!%kLI1bMWg6@BZFBWqsxNHz01ujs_S;nPFT3CGzV$|)b}$Z4sl+SI|Xj^%Wo9@=l^ zl+v%XYJbPnbk{fe_#y4jn9H5x8OIKRYk*Xe!|RO$7a)dn@&;#W8oyY!DVe_e6vs4Y zzv4fpCJK95Ctl;x99EhdRFV z%S@ZR#}9>;*faRWG=%@^Cw-yQ_MfcN&dCL32TzA`f1I6KZemQ`ef*H&M6TOi8QZnw zv0@gF_?y+op}o+&Wk)}TI$>+EPpq<&!x5wsX}Q1h9jcyj-HF-^MM~-W0r+|~%@FPX z&)Q$wOme5aIKmRz&xT8XRk!3zVUus%xq5TjspBGN{{*GwoupQ|8r-+@7HE*V+aII5 zeTwr2RX4|WUW@O~u{Nn)rP*sJr`g%0r7FtQ(mqA8miDV!I(E%=#5OgHFWTL}TH5c{ z(lNy!6uMWaKoFS+N`^eEG?RSx!?ni1WkrKq|#`Pg$RS8I>GIIq?bm=1^SjwdtYlL(0lf|=_dr*?Y`Ez(nb`A%E!Le zTxk*LqmqYxt>*;l`R-E}=dq@zx;4G$)Wy*Del_EA^>u58uU^qQ?g;4X*5sJ_D3bap zjvgM$F6WmBA9?~-PvMN6QjF~CROlLYr@$Qt+E#aop|_8eR81Y+pL`hY{j)-hOY>-=+FGg>OSYFp1B%*FFATP=LQ4Q z)C?g9zZ;u*C*RjR1$T05%Q5xDkkgW-YH6C>zfJ6{qv=k}+XA8(#m zetH}#0iuwA+mUFfKsy>S{ zPOX}tw9FYlpUsZp*-X!xw3a7~N@d(g(I3yt)2D}Z{hi)>szcA!JPW*-B3{m7e$nkkc|<=}FK3&sKVxR+R}o<*2mu?2>Jg&sCFDTA8Et zlo3ZyD$SSUXv?phF?F@OxsY?vfg+`;Rs3yUr8GsY9ow=}Y0BY~aoQT&-Ok zEyS4ho1+|W_$=#>lU=pxD(9rtz$Y|vy?k^MVq;`GYMztm8$PORWFO^PL(v~!t7BNQ zNO$mLr_#ZigZt#*jybB@rM|sB@sAxd=BV~PyDA&)d!}mN`YCw2v~N9HWRGg!xg$C5 zXfp-9XtL@>fi)e~i!xOI@Wu>pw2;xmwd(!m$BfOYC#c`%O{ynsQaxd#>It!9#-$iD z)~hk2L6x(fym$)M{dnCNW5$gmm5`PbE=TOuYQ>>U#V%2?izW6d7293gaL44ynv zVVqr7H3j+|d#su=O26eJ=c$^RTXhy<&QWR3QfbbVG-s$Z&l(kT-pJW8qug1jpKMh> zQbm-$9xI3cF=OS!)~7H_#n@bg^z0)xR&x0jgU^*;aVk87xjn{I zZ(U5y3!Brb($J6eY>xB7W6iKHa>@qgAoqqXctmsPrbWT`(;5(A8`0gFKM8+ttC=cO_3Y$_2o2%i+ z`SV&J=g$?2=fb0FRDUS1ilPL1^wBG&!O&S?{lp5C1_|2IcY?@pZmOZb?tKgfLob^PRav570rKYt&B7M-KB)l+_t|U#)TwZ++gK)gz9Y)$e|KWSh!=8}i?(?muI%&%5^@H}=Oy zHpso;Qlz;N_rGS$^tlRr3@i1h;g&je7pPU`uTpisR%xk1<#CPD(rVFC>HlHx-Q%OI zuD$VRWg9J-vBau-GEgbNqe3d#~r2XD0D--t+t8_x?Wb zqh#&1FKe&8_S$Q&y`MeLj+c^E%dUtw0zSg%$tq@*e1(LuKc=Si>kUP_C4fgz@Pk$OV zeY7kCp^t?r>bO0>g_o1N13lvHSQHs40dHjzQf80R z&WV-DNbyEYouLGDcwFTeq>PJ`K(Zx)WUOnw9aV1@=Ibv{IhBW+jr&;4_VC?b3bf93 z_89DI%Fr0a_ZWP$>IdqZRs8;v(daBbt)U z>5++VRdqyrlCVP3-g30ZvbcDUwol%RkyaRfOKoekZVXm44u2Rs0K}r;tQ=O?IUGg} z=hWXM^pfi=t~!AfK>ud_t|EF%dW7*sDjr&SbCKc(9=r0$=qyD)-|=% z4aLcYx{HAomDGR7aP-zYz%4?jr}{ps`0gvE6-e{#Rv1?zjv=?NL#HWhtS_k38km;u z+p5zPHqKY8G0Z#;%skb^@QpBH8NSsD>r+^!uR^C~F>QixxlU7<$G2Fg`IwgFTcFbv zHqrMXomRlKNj{%WQ`ltRRGn7Jv`c)Gbeh7ledBf72BuBHn^pEws*9Kxvw8GZ%i5!F zQX}vDr!}8P$1Hu_A$|QG z^=Q4~eM;1HUNLfVVGttL_J_ zOIgwnTF)|dKb$vIA7zZ_2kqO-7}-f1ulymU$F7Qa59i^?dRUPDL4JoWv%-3pXRVAr zf$`_atH3Q!uJe69BX8+Yg_`I1p0P~LbERqqDpoU4k<38L)C^?Ja~8Eg3tV&W<(~^?!(g{HxpFJ3{`TxluUmYZj!)_Q@F84fVE$s<=+$MiQcUEycv9U zsCj#bs%^WftyO9Zs@j6kxG2U=vx3kKv1trhHf^Vjn>~YSL|S^jQ}le#qoR4V!sFnh z!m2@*0|~n4s-P!lo|RDVe>w_-t4uq$=MG33@>g~aGRK>6_6F@7v6!7xY05^>&Z)Ep z=A@ldX$qsAQ&<<%Xy<_0>>RO}ol|L9%t_{xlL$+R_AVX;fO>pi0-P(sfe$Bk@{o zmHs-`Ht?FTzr0DE6S<)>AHHO@@+CKbg17#9nfy{ zGL@^q9FJBlJrNK67R&n@i#d0|z_&S_F+VbdwMD4@8k_I<`sltRsIH5Q>N_H(bQGTo zz9Ukuj`N)2d`G0twshSOkMU?=Lh{jo^Zectk8?t)3OPM)hCJilrC2iryvek~drSE~ zPK8`KZiaHkdrM)F>p0g<#apRS{7H450QMFd5beUbr31C8(Y|O1UUXOVfFtkk!(5T@ zjh0^b-Y`+0hr?gT7Mv+_Jc)y7!Esuz%)j^!=I?N3&7}_Pns?sSyKu_PIc5S*&$;g5 ziOI{?AwRCa8w)b7jrildhKIzQI7Z3B13bOAxLd`f+{q(=sbdBa=i*1zoNLs_oKsUa z;_!RyCcGh>f^#`hk=%s02dS>B%R$3+kbjCd@$WaluB#--U=z7nb31~#AMY}NG0))- zmSp&(7(*BFFZC4u;5&!Jc_dol_$=KQfsgqH{~W=eG)K}u9Q=Z_I|WDYjIkTat5FEC zZ##IwojVPz81Cm$A1+6^l3c&7vXA2@5g$X2@%od95o9wma`2Ngd=imJ(s=nKB9YXL z6i~n?5s9QD6OivJBy+rc5|Jqrjr4D)A?ax+zpptiGb!wR6M>B1pyf&5Q~8aI?-2RE zt|MbPdL-#tg`{SjVcBB}NjK6DL!L?h%lRZJ@#BggL+@mK1(L?c68E2X8Wmg8O$jES0n?u#+W}LF8vjXBjVyw>v8*%o=;L=Sv<*>{V0irjEw2ftfU_+Bx!u{`V~gf z3kpdcU%I-?NcxFF(lb`GOMaU4I*Mdw@P>q>pDAQwMmCWb6_TAXoygA>GBslskzXhz zH)A?VCjG0THY?-9M1~YHCu0I-HLQ@i8P`#^$5om9@%Vayk#s^Ki^i{_0=%TMEzU@1 zyZ%ifOEOlwfc!Fv4KB*aXQjVVWmaZvV#-O?>Z%N$drdl}%JgY(&sV)At%(!L8-C08-8;dudn zlCNht$@2>9*}!nBX9wxsz;L?fa}ZtfW`;8j*D8SIo2~{O@cNNokzPLesAIa}*#j+1 z-pX*2r<`qQWH{9`n|wDjobDOR{H+XUdU*Ubc?ZMb^)ARR`DT6{H`9@_;P>F%Js*g} z{Uane-NlG-x!=LxB=^hsJI1|=T)Gb+oZ|j7{-(O$0i`teCE(cYZo|+V>pqB9rMrIy zUdFlCgW7mEkD6z=FM^{?cON=(f_pK-9`^?1&vIuVJkkA2(3#{e2B(wV^ALZDo8M^7 zc5g=hDeei7px3zeehG_ssrxk-28eq%=*(~zpzKWdVx;=q zRiHo1y#w4{=H80b%iYg|pV{v3gXcN!smOVS`yNn0Tb}|*X?PXMkVkMF3c9}v#Bjfc zpu^n{Svw6^8ibRwo#)4qtLsMQ;@3_c?q4$9{UA7Vxu>IClAAw57~{SVsmbn-qP`S& zJ^rS;zXTcKo4c-GGj2~dNKBZUa>pECo_)xiawko$;o)yGQto2d;i&@gl>H1lJ^2hD zVA$oUW@p^ZaFXXgA->D<6`(8#;1A~kp8_4r+NCpUdnw8yFFKt z<|h~)>v@=RILL6i=LW`qlHqZlnP^(d{SmO1>1kp71B{>O`4uJdAj6Y9eVL01!1j0#qh~X)o4J`XvhP|FC4EHmfe!=jQ%#-T*8VaX8#c-O3 zUy4on4)dhz{{JrHGd=gStw%`5<5^C5Jk9uty04BhJjrmq$;O5Y@OMIH%CRD_?74?+ z`vKDp4?nG(@*Kks&qIhvd0z81jqyKZok^Y*r2Ql2N%ipe1}Q&gIL)(*{r3XHZqLuz zrk}8Ey62;e|0(0gdmdq%e#USH?&)R1i_emm8&i%SA}=j$=Sx(1!*hZ4{~N_M*Tb(2 zr~L94h*|0R3fuXs=MY|(wZ632NICfpgsVOL20+TGFCu({;rb_$)0HSTaV=_d+<-q| z4F4R5Ce0(LchI!)c@qB|hkl2=lfMR8I2s%b^JdvG%rfbpz#N}KeCq}$O5$FPIk^3gQ6G3S>+ z%yGg&87Z3l=B(p&i&@@0;W+dnb1G(kFU&Si{tHR|!K`BP{Scgmc1)gtS}e3}@^?t) zkCHiHOiD#xICeTsk>IBysO9fgExT2U;%6G$e5aN39!mGne2gv4&wexKC7liR_}H$K zox>()|Cl29tyS<_5Uu0TZWNqyKSml-7zI0h#Dj*UuAGO3+Z%};_r zr<|c+l9P1D3AI#}QAvZU>L{@aR;hwZS@0p95?8P+RDF`oDzrFBC5k0$Xc z7br@jgon61_mxNBNB!9*K%EhZ|pT%o8c z3AeMsEmkdDU^osvj9N55ZD!8NyD0GOQcH(1>3PcWQLCVq@ZZVa33B?V#om_?2Q*H? zkE-R2^OGXs$IM!cNhc|kE0axC;d;e!=qAi*n(URyW~&w1E0g2MUYYz2@DH-O)n=-+ zdcLBnTK#pB{kT;Nf2Zj<^aHDwkH^>Y@%UOyRAg(SQp>%uTCS&v{$kalWgA5;TDE7+ zoLaW$q?QgNrxSMHF*C(9iL+FvOzI=Kf)rCUD^;u?gIklkN~Ngg-N?SGv~p@8ehWFL zOr*M3sud<|!IXC}iY-(cu-c?E`9l=T8p+%-`2=mk+LQ?D<;Yjod0mPg>aE740CPWX zRobK2`y(sm&+(ALuw^p7Y1RT8!9JXH4dmh&vWoL3td2w1WTJQvhAL8Yaj{>=rFg40 z#3zKwHe+fV6{tMbl+p`|jfn%O+tCTJn3KV@pOC3OE8lf0-$STROY?S>;{0Tn?wmVP zwW4(!(|E;(<8xL)-Oh+r@L?&~uBV#AW^YcTCA2oyh$RdkQF&sY@w9T0IIJ<saAAx7O(!Cx4$R{x`So3z-JbOQo%o|4wu8mRmDlXJn5f^IOJJ ztbFqE&v9r2YMJtaPSLgO&|{-sWu#r0OdrlssN52DS%on*-@d5scXlCwzk^LeE{R*9$dz2h6bwn(R zxd94pnR2!y&qr8lxjoMc@){Szd&3+h4sIq$sYSGrr4DWZNX#JHQ|90zUdN1jAwcZI z|1SH7|IG^lQ1cl5;s4~z@x6aIzvlPz$*Y!aTS4i1%Q0@U(ie;tG@a_LCWbX03;)BC|C^nX9*cWCtBb4A2WN( z1cxWNC|iBsf0A`^0OD6=St;aX@*;4pIpJ3&b!avCj=S9IMJ#N`4X{4>t)eZR%L|JmIZv5PEXms{}W zjJOLg%4KkkIhN*EEz4iFaHccK7XMww*X&w&OMLV&q8IL4FhA}Ri`Nl3 zzxgVuWO)$-mCLGDyV90a>R{E|VONav#z+@7&jX_>-x3d@}X$>ZQA@b_aripRCz==hBB+eCM6b58qL_ySe!eJiC`R zuc=(!9Bh7IX)WS*HwTxl2435I3Z#O~;Rle=Ts0$3q~A&*D>cg&R+5k4QWRZ^nh_#b zDyDMzW{4r##{XTZj>-j9^Yew(eF#?7ELV+Rx>g64E-juBcb&-(SVqgICZ2`gr8;&N zEM2;6dDT+s(VAro*q=}&DX`3S^}NkXYiBsKY+U>?&2a~AL|L{hu3U3mxdoe-?wjHC z*h*oecc&^tV7H9MEi+{xgz_Sm)=aUJw{hNCin*?cIC zNHP$w!$U})pTBRu)oEIKOB3{!_{?3bhlAPK$7*3_6w9ujC9d@D0IZ1lZ&&5~1xsgc zUdmjHnLoKZxfG)`-PUtI%yi7(wY0J-ur&7nuFB=LOXG&+o5&SdS`%k>`z9px)sp1a zW%Cz;zTF6a4!QE7%8Cgsp&OG+gzwtU*Eda1S%rbHI3hOpPv?)!i;SrFgt z=O#It=g*f}1ss?R=4zlfoI(IcSE@F;`AU`6yrMRqY{g&0MHh{ww zYs$-v_2nDZEl__Ks=o#5?;-5S1X@id8r2_)VR` z?k1bmCE=DXT*lLILsMrLMX{Tiw&Er(RVlC9k_)ZMj7^>R2xxaxL-&f#@*TXeB6c^E z{$MCNFLrMa7=hT<;*ziJjgVZ&!t&0}cGbpJYtV^nimN1DcM5JlQM#b6Kv7ZZd#L4& zP$YXZEpE)n4drXfR;^iKloeNRDcOjtj8>IZuLQ4(+Uj5zG_rYz(ZtHTwEQ-dQN@hv zrtKY8lURrD?RD$XGdHYSTUD%7%6{e5>iV8douxZFJ8`Sf4Y*YX7Z#aUV8l2s3+^&F zBo-L4_LSClHmW+;)pvHQX!emQnFU%h?CSM5l$YgGWmITE?D8XZ8w+`?4|cQc+74W! zrF6G+Lzx!3C8qV|rRA$`P%^=nU(MmPp{#tzreI?eZZF}G*txB~p&R!rb*@r6v!bb+ zOs?9ot=&eaxNI{q)i`sI*%ZxQLVZYgZAAq>%ZoPF^9~@hhpN{Xuh~$c$1P49Z7E%^ zwbiIv#nW2I#uh2D5UE;QTDfK88U;kDt2^s=bm49|EvVv+TQ;n!DL3>8p^@SJEVg@C zSTU|DGV9UWZ*s9^ZKYA(S>M&PqEmDYm2KF#Zr$4T)#YVdD$0wiF(M6$N?me7-qe*w z6+w(Z%`Y1+gK@oPysAm8h~0u!1lyV_+B>(`cN;8G+P=N9w5`6YtEtPtNNU`m%o`=L zeuKJWOSNOohGH>PX3uq4dJA)K{l@YQ)yjGluUl8Os~8A*%Hl0IRAwsu&?X zDr}YnyTz8g*Uf2IFK(~z(Y6XCZ~@H5HMqiv#*Z=ur@R+yZN(P!=n7RWMjcd4xiVs$z--+*8Pd8-uU@1rT|<|Awpkel{o&^NU1Ef+ zYl|=i7#$7uosA+i0hIUprd_Co77fOR{S-4+uu)pKIC9r7ATwH_Rl_aSfqmI*sH?(| zVO3RC`3hJu9-xCs5f!Dpo9w1iDH-k?tXR8#b@7@~T#$+RM9l<7DVh!?HPn@ATS{@m z(FRjBVWtg}WciLpW361fhI-MlW{R#Xu1%)W*zRZB)TwS;tH6LyxX({t;Ru?l8_n?o z^U$-t(ProBd*t>XeG^bO45yy1ECT=|q&l&zv>I0h0Vz?#7c;o2jvJcVFmse)3MDk+ zZjr*bqS3~++stN>fEuC@qdU00seNZ`_JhS<0oPzPEnY+WPAGtw zA9QsoCwqMlS8O!$YuxP}ByJ!1D>uc=EwyMvnK{gxj5STWO<8Y2ubGzn8m%-N%1b$k zqi4&?jnejxTPoV>n+@71julQQit#PQ7#1K)wzR7gQ^2y)wHvi#Knt&C>Npdx^+Xk= z$5e7l2kZ!2Ku5+dw-O9IZ5Wlm#4OrHP;)UPE!PU#=7lY)I&FVDVeQoHzfx>7m|ZUp zo;G6j9rX>t?psJ0nnacVB)~3$2+my_@)O-!v?K^fgb#`yr*4e&&%hp@Eo4U4iw{Pia-`&)? zrG49$?%nN1bunza%ovtyBG-{Z%F4Th_b4HFkP<2wF(l!7Si>H3PjhzwIGS7y4@j)3 zWwqkmumY{Jv3{YYvD!nf*;1u4tIEpPRIjSQ9HTs;Rb3np5La_&{r2s_9nA(@QZ>@l zU9PK(@!N#hwQnGzeB*=(13k48RCd>QHrYN&&nnm7XgS)-&r-7Gw90;#IRK?OJm4*x z<{bsgn&^{~1ZH;Avw?}n0%XJbRogq-l-??G=7g_hfcYHWzTBmW;!2>Fo1<*K`o6zu zQajCY5F0P+>gmx1>)TL0m@@~WavVUBlME8E0HWw*nZwzq8YXP5m@rNPWFD&w<$Wmk6(6#S`vzJWzJQyG`?YN6-PTNS*VFGspRc#yD}A*3CxR#Q;p_0?@kx;VxD>nGSE~5b{m%Q)E2HrJeth-V%a778 ze9f-?yAtnDwCgO>?0oYzy;*KFzTc0p!|x-{b?-x;#{k}|e!lLu z(nry^zW1r0#|hr6JdYXJfn;b^e)0H-PShU@+2j)^w7rgB8MKO)3!Q)ajVGol6yEx*dA{jE}A1Q)XH7#Bz9#fXcE`TL_qqfz$jHN`E9i!;~MqeNooC@wb9b&5-ry$!WnHClrB z6>&-L;>E<}Nm!)DrN#EBMnv28RO1`LGPXp$;Tl(bQ&id{+x9&>WB@7xT@n8oN+07$sQMF+qE7UZ@PbRDdM!qJyWA4i9ZudvNmtxqOf-A zkoEb9c-e6s5ig6Q5%IEjJtAH_)>yoKlQkAQa^)0DGj|oW^gqBFQWgC_=q6ZPw`joZ zs{2O()O{U<=A+Je0GWY*%!gy3>RBYv1We;I8~;-A@BQ-49VK7vpk3_HUEwJCG7)D! zW|9<1Saig5XJ#m>v?IPZhs?Ua0XT7qdZ>1Kk{nQD?<25{4*bu-Vh?}^j-$N zb%-N99H_VG{X4>Tdgp=XI{uBS~^!W4VBE*@GN$+h$ z*y$|-J?abj!>Lq@UKYyR=`{iwjX(aP&Q7n)#vku^Gx?jHK<`1|=5bMEQ~3ye3G}K! z?;*sKKi-aM(&I5z{BQNgF$_Gr&&Ygy_~TkTf3Mm2!}(W>9`8G|(|Z~8xXv*jlir#H zdT)Tgyb>X`)~rimq3qtK>lXnpV{6YC(xUP!BZu)2uymSM?n|K8HZgXr+fI+)ld#M05gWY)HhSMqpqD*)boqTFf!>mj#pG9DqxbU! zdPAT$i;T%*w)f8o`OYKXN;4CnneX=r^|qm2Q}6lXNamv+@CO%mIWK|H8%@p*Eimf)XB@45tf0T|I2kZwLEy@~{SFM=N1L3-Q|GwC%Y(96f9Kzn6A zCcXLudS&;->|_x#oAmk;=+%MVXm;(^1bWprdL=e`4~a-pl9}P1@fBheJ+9C^V7Bel1T5_1bT;T{H?UnJCi_fA||1L zNlfw){Z#_J$3YLOs`~dj$(IWFw*-2(g5HaWHy^XTe@&qGysf=e$ZWQEECTlNwldc+ z`bLpo3i8><+Z&))2Re=Tw+8=AdNUH}y)XlJx{g9`S^~YQd$qqtdh2ZTmL|}9(ucZ6 z8E@An(7Olp9s?cHTW_ORnLzIdCdtvpM~~z~QT6-*`D$RJ&Bts~cS603?t?z3>v}gL zGm@2E+m}GE1V-i0CK2Q@gP%^wcO{HPk(p@AcYi{?kN2Y;$k&KGH{u_XRlWQ$imkY@ zeW}ieWc8S7UrwO+@&Nh)awfeR{4?qC-chp*349L5XM>v|{g`RrO`tdT^B8YPB)yyP z&!qQbp=b8NSqz@XxloXY^!V?1LcT+26Mr$(WNY;liS4$BHLJV~vIVl9glzj|)UfJua-k z|g3(;v6tW=TR9Mo*DF0yujpw$3s~m(JwE ziZnj|4C8(zu{nMCDu1q(>nbb6fXlc#A^+7Xf0>nwE3w$)!b++rh9b1sz%;J(i9VeZqm=r@ zy)6AKHUkQ}uyQJjiz!t3JFGaatYVJ~E2E+qiqI03|DP6pI77C_g_Tc{4d+UT{2a65 z;GEbV7jhTba03|g&$8m;Q(drE@i8S%A65{6P`BZ8MB{U8N?nJ^ra|~Z0i@uC=tP<0&UGU$=V9+$Bxh9Klpo^ve9rDi8PPR}*=xQvge_GVg9^;U=hmyw8X zNl34=_PCOeG6DX_k0b}1I062~OM>h4u|^~gPdCm1PsKmD!^r>UJO2b^-fY3SKTVuV z7p7k(xS4M5Bh!=d!2hUV#qzLS{IDaVp2R;7{EzyC^v(qQqmrL{+aApScMDFN=fV7Y zC?Wr&lFlhVhD|=PP`I!S4^^f3*kVL2sD*oH~7y(o3fI zsQiV72Yi_i+czfx=e_sl!}L`NcufM{3Y_%4_~(H?vO6K2`*%#|UbP4FH$QPooO?zd z*tf3>o~zO?GmZc^AJ+du0{+Vc{M7_J3Y_%kDtfbx@o?#h(`WEtKD}JttN{ z#l|bZ&4=}$Pr&g@N7WwMC=cyDm0KR>pOt|7C4WBBJVudGm5^SOfOp2_hy9S>*jvA+ zZ!l)zCqm|d5%YvSe>1={BRnAzcQ|Ageq>_)ia`!k%Ij~z1U@{1!Jo{j%ShB}%GenyEM`SXp~2^NH^+ILqq z?P_W>549jl9c8g6Nd#(*{ou|#oFe&0oZB^t*bko|Z^D@o#JtN%6Qslr(8Lh+^S0O- zX4{Dgb@-S^NLKCW*xAiiQ?NUKT1H9`c(`BW@gyI-y3bOhvZcWRLv6+ z{GlcyJ*99Is4WkH;JW!!w98f6D@{kW8NBfRd6GMM?RoZs}}qXzJ>c(=TSFKt7^R#mUV z>3bZ)*D8^4))xYYKE&FuD;9mQ)ZhagHi0dp*>ZnbpR;v;1)qc>{upf>;8*qDw)<;( zzs>!1!)Rgr^d*$7YXOWPGf#xIzJdl{3C+%Jv;G71n0cs z#xm>};dc!q7xNqWokjRXJ%2mlJEW5?DpPWJTJJZIK0Q!(fnjVVMEM;8dj;Ml@Hipz zzf8C&#vk`AS)P6p%dZqzEwD}?eO~f$DISCDNbhk9){B@MDC)hX6_MCBiQl#yrNOeQ27J z?@Gph(J<;Hew)M}Cj6eE{7~k9QQ}`C{JvrQiSSwJ&tu?|?fM*iP(myY(+Lm3-y}r+ z*@UQPD&d!;A3!%CbRQ!`eZL??Jo#n+zd?xl-XuhQPLy{agC3F&>QnSlpQ4ZYav6{M zW)Y%3_8aR{?E>94q5C)?>NETMq{N>kM16lJM19F9&-zq7s87{{`cykmpQ;D-sd`W! z{Vl7$=MCd_()l6u7|{8!eiuRcuzvFYBq8Y30kYku{QCtzOgPstP7{J(Q~rM;{$r6p z`23&BU)6*9AGOy9JR&&TPyW1w;HQQV{4^3mUM+;+qn8kTDLqH~?g7sB9wbCNA0mXj z4iQ3LhY82)ac;>C^|VR7lpE{)n&7_?T*(1^us@j2I}ga0vLE0pKpcGSAOv4rkB~3L z5BO62fUgG;PrejC;7joXz8+yb_-Mns z{-EHjiu48vp+Cm}IZn~_N{>~2C-l6^@tliz%3%p1_*L=*+$y-@2lyJnZy54GX9%HpuS)zMB;FuDkhii&(3gdRFCzpWYMdbbM!~m9I`=1-Zt5Y&Kk>r? z&jXUL3xsH=(mUu`GU|0cp#2KxXSjC)9FT832>GVL`6+z{%=u~23&dY3>68=m6$`8o zxIrNMkLgVUsh`Am3#43$-y!gzz|RW=iz@w_0^#x~T>6!>LufW*?7YQsD$bAdevs2*h0(s7a@rMK+75EE*FA4meK%T2${-{8n ziy+Q@2*OJR&K1bJix|&y2ZWmhHVAANc&orq2pkaj6@gC(d{*Gk1fCSg_td0+PT)TT z{-;3REyDCPff)iP3Cs~VL*Q(IR|+f;c&)(Y0?P$f3cOz6CV?Lo*dQ<{uwCFzfgypn z3EVI6UV#q?3BlIe|YB_^$&0P2d@UuL%5uz^Fh63kp4Zlh7%>q9v@NUATST_j%6@f1b{1ssl{AR)55;!JZ z)6XOsR|?!DuvuUyA)LM21V1S7u)wbq!kIWK_)i4#dO7m-dx8HDNZ-bJ z1Nwmw>A3>u3tT2}wZIPx3=nRHUn2Nj0zW125rIz#d`{pm2yZfsUkm<*z<&x%!BG|G z7Wkip;Aa})R;;51Um|b?VH0i;61+)Zx4=6D^2Qp{`GUZ23*@heGX z=iZ&Y;0F#T+cQPr9D$1kmJ;rPpDuX4z?%i$O4w%@9~Zn|;MW8`MR*7FSMXN_o)gH0 zBI}5vR|#Gwuv%a}A?E6Bf_D+ZR`&>gCn0RaX9%H#k4ya1glO~k1^=nQUlAV0`bF?R z5+1^OSnwzz)`xttN;!=qgmdl@{8B=!6K4s&fba{3akb#3gkOXm7JMV&mt@^>zus@9 z-RF9a_CA*o_8q2K+4Fot*zd)Jh%6$U4|;?Ph3?mk|0jhY)&`Pe>;5P)=}j6-*_B zykLeE%p{zlx=F!o;y%59K$uG$a-1b_4k7-`6_`&5xh@j8m=N+^BCv=Ma)wA1TuBId zR|#B4Sfo!P5Z-72M`nmn!8$_pL!-a|A^HQNQ?P>&{n9P4hY&<>71&3(L9g=(4-iLx z-6QZIA^Pn>fe#U)@Yn_33Ux=+USdjz>Jy7eqBG4gTW*9#uM1Rv(v7Z+cqJMeuCHwUWLi8iA?PNcy zbp-k^lnnePj59*?*Gq(3VUGx#pkFC~=ojUWqd)$GIQk(g6%g{DO$fQKCWO5E2q9b^x?4Jj}SsHjtTxeA@n06_-llH1_m4;>PsTL1LH_=p1+{p z6bW8N2>q!Oypa%k)F=2pLMX$wZS&ga=f<7|ixw_eaMhw~u339OG`|E~D?Z+wa(S=Uw{`-2JhS z-*fMMpE&r*`yY7lQ=k6KL!bS|z&)S)=EH|)eDO<hzhH zfBl=^zDxQ)B>myOC->ui`wMkX*Y)C#^iX{`;IB`Kgn~6wd+Q5>*H68+-qYjl2nA}U z_tqJCZw~W@bbZUY@oZw*F;ebm;P_yy%=v^eciZZVqP}pw;S1Fp&zg0N8;YX#i}g7@ z-imN=^VFviI^hk~hk{1l8@Po&yJA)x4|jlGPu;b3&PXVL`{?UJft(&AZ_E&(x56Lj zFL`sA;p~cZd%34>SLH&1GlA@icmDBT@3<s zHqVW}X?ZF5n~|4Tp?Zc$|3s*8cFidrM9Y`_>>mII2H4P6lz z=M8{EaGEphi;J&8`~c!JhNs2Frxth*pzZ_xCC=fLhyyi6(e^0*rsVzjR5Xy9mo^+m zJ2cIk3yhgHeUx|l&?N~ewFitm$B^O6k^aaSk?ttyA9O_4p6}~S zUHNukEOciqbjMYeT2Rx+7LC?NTDGBp!_P60k~i;UPF(+_7StYy-WI)E_cf%0Ff?Q+ zdbh(Ly)82#@5Q@O6Vg+mE%shEW_s(O30;ne6MsXYI8JPROzBUK#J7w+++UJ9oEFz! zQjGP|>!&8hMk(n%wNJ)r&MijXRUFl=QM9k7ClpvzkXbRM;$pzz)8m&?b@*mQLIKdc zITWaExfnR^#W)G}mt-FY>cOR2ST;CIPyM< zakU7&Zp>JF-sohlp}@wOcU)LFGZgq5U;*HIz(u(lUIkbW{A$2rz-s_I0ke^ha0(#f zy@1S@16Uh8Js1kyabcJRuCeJF8?UiTf#pcaTotyLoS|aOk~1|X zC4IzNYNkS-4WYnh^r!3GA}9MdwPHerw?g+S`?7|83Hxo#FlO2%PI;LQpr!?wJFBcGFhyn(9B3W71+(FEe@k^?^prht zVNt#xWiUUzYySF#{5j6TU{Jr@&LMv=C(Rl0gX&mU75J)Y@dt87)Vnm| z57Zj2^Y3)!7qIRmH7_^{a(Z%{{ew}oCaZK{a9}V`D4a=4={ws|3Y&HI9q4Jc%%cY&SM6JHL?yv8_Xor16X!{%FS`5pu+Efi zCuD1!{Zt>Nd#aBfK^W3K3h9RHqi7{CwDN)_-RSPqMn`^%yFC<%ql%Icm{TrIQp(5jQ(H^4p@u#s^{Rl*5jf*N;@++9(~99 zd{SSITi0#Y$=bG~wP=g#v5{^0NF;3an%SCA0K5m`NrBJa!2N?B_x*$PtX2vo_S{HH z*MgGSdlsdj?!8dZ>^;)dy+_WoN?qtZXiF*Qj?rsn+1`LBUHNvPhwylYITN5qv=sMd zSL90HYrD3--uCx5mtLkDaH(YzUJm|fYv~d=pUVoSq$3r*tj?H z#=*ws1To&=XVSAn3CtUlPC9)4dQTjujywlqTTr*wX2+>;paElsWoa4oDDMx3P(B5k z9;)wEv>c}l-&#<*B}gl#+nhdZJjo6FfYiHt55Ov) zaQZ4C!JI&UOXxsO+Q6W<3^PIfRVr?vC&v-GEk}j3E8bQ*asias(+=pvJk$mrV5w2w z;=vc`JrKGZYlS|-{*vDwkJV~YaaP!CLydvZ0a}S#M}9$8nRgmxWS{pBK4to>uo?#( z1^(Oo@QT#9hn_fwlYHTb|87zk806gjXdie|dPw=7iOJ;dLU45K?5F#Zd|yNf)#3{B zKhWdwXBDyR0hFbWbS6N*hT6b3Q`?-r18A|?`rDOUbi3P|3@I zan)#}^ASbIT>WV8sanM)`WjQgRSwokx+h!}KKL=w&PggSt*1`4&&~NN&D-i&=xvDh zVr|l?+j_CLzvOo(7>4}_OlZB>`!O%)e^WcmI?zwh2KY>OQ|r6|E#t&qqOW)m>owEX z^aP9<_EB^tMoPF&%OxjhO4S@E#?UlySquC3x*G8eQHL?!3c__q1AgeXF+4WnfVB$O z^#mMov`-90LrF@y@qUP@FaAJ|vatPw{(u)DJ?lon4adiLtjs1^=@YH=oFv%nQjVH9 z&l>AWbDfLU6cow|I|rfIybuaZ1TGdD)ESPY##XE0@!wEsYa;7v1TFPcjxQaGk|&P@WrOeIU3vIHh8&<*gaRsjz!i-za)NMQwIl zW7=X;T>2hd6ub);vn?)`yTb4cU+20#G!N_ca3}-o_HZaQZ=$SBy%oA|$Bp317^0`1 zgR%X+Vamh_+lkdgeLSyP-x4(<7cCzlJLS`7A*B|U)tHg1WCAM_q?D+UT1u!>&!Cn^ z8?(Q(JTc!gX5&Y%D@E1y`b_S?jHEg9LwR!x{Y!9PVC{!*-HZL*|2nvOL)qF5SIx^e z)~wB4gFCdi%T-ZaU9b=^A&yD8Sd-DO)4p~N=7ZQOJEv!U-i4tkH2kK#^N`#?FkE*e zkUK-S5jJDDf!UO^WU4QWxrVz;^igtp!n?zJbMvZCh4;?SyM8FV_olox_&X1lwlEmR zJeqkT98ASb#W=@MvadUm3QA)^CAxRO0NrPQ_51MNTG-&!)6u=9XI-u+DE9dmUU%Xq z(q6DK=9{y8btJsEC@%%|)#N3eWC>j=zTXW|Fi->tR(ey6XabBd2=^yD*RE(mfY&G znhWo00%rR$;O%wzQ=wp5Ued5`(>!peLl;BzHr;u@g-3I`7j5ed2QJ0P_9lk|(`l{X z_lE=17=qs)4oqcQsgglpii+(Y3+cH(F0oQ3+fq*VK~ktWwxek7ozWXn zb`mq&RJ1Awa?JPBCZ^_jP7>2Oiv`YA3Lr&j9mA*aSo6OX zhFbEuw%c3cVF}EqQ&fq&rNjZN#D1&9T~cCts5@P%nvt&88@8nyZ6;2t(KoLoZ-9k)o9>oE5=|e z=Wg#%xRpBvI>-JC*W`Z&|MdDfeK?98q?92Y!ya)AxqVHq8oq{CK^>YHZ9P30ZmsEf zcN&yv)vKe?DFz*X(~;I|x0`iuLfxD49eJA|Gk;@V#NU?VaJ}_gtf`N-a<%Gj@V6#G zkBvOfkiV7v?@ji%x&he-{?;^x&Qj123q7l6_dM~wkobU2iF5Vk$^OlhVt_ZN>vGr(M zxCJBa_&DDsuP}Vv%a#mA|Ms`g)=-Ns=YGYZdat*o=IW>#4UQaT+B zwYlDWC#%-2+x}VPrA4a&?=?a65?~*80yV!qN}HN2xi%`f<_tRWT8I7H9R){PW3&BM zix8HdfnK+C}~DD7Ig2?)}ler<_Z5X*w6`qx6qp z-B(2}ue=yk)*btO_>X2HQcE4T{2AT;)4Ik_{@l=j<-m%av52cd`!h`W}N*@pQbSdbKKheB&;z_$s`Y< zob&)Z1H20)^(c19Qqcm|?umrkv=1@?v|K|eDhKw5KwWt+L#Zl8*HDMKRIm1Ghge4s zY~uKW-Zt(BhTAd_imf}tZJEIJsx;g-fnl|8$oklm;kKy)rwN=c@KOc+E%1WcSj*zZ zBW-#O>2Kk#1LwP(A%9CwYp9XAu2s3TL^Yr3!~T}SHbGfTCH2p-sM9V_k=L_YVP|>lJQQ2?eJDa_h9D|+K{8(bzR$17!0+THUGQYAsiBUKIwcgFdxD zwsj%s#@_QMze&!x7encC&dj&;{$p`^AI7^kSg1Nn@0FH`-rMGkyP=`)uJ^svU-S}f zNuu7jA*~;~ZPbSWw9|Q3iv~~v13}#k59W0dhC-0`)56MV5?u}x! zOvdQaW8x6o#)*Gx zp*2o84(#Iub4RdHjT3TJYDxHL(2r3Qh9vp}e%q*FSdSXNZPa`hqsHXf#rL@2pEC?8 z=GsQQeO%44#+BaNwf0HWI4U~(a9>D`j9iQiXZ%a1*ORcj;nj9UD#+G7g}gJTzZdP>gbI_bCggH!QN^SIhs z_Xnq`aLkMG2dAqT?Z^0omugITGN7pTyJ=7O??RnFI2krdQ@sQsJDqIcCY31+D;oZw zM|(TLECqFIC|TVa?0F@;XNm4)8{>Uf^S!&dKdt8vbH~_{zuKST?pZB73o{Q|Vc87s zUpbLZ>u29{GWUHgN@5WcIl1W-$X{Y ziyhDF=M^`63(hg>Eu$0)5uywT`%Au!av1ZH=9hV9N*tF*)S7H`X>5=9F&iCK=QAi@ z?VGJadAtt?Uu6iz<^yu~UL)C!+#_Y`SMsxuXIjaScoRqCyou4u^W8DDM@fNt1!?hI z4{QS8LYr0#F_2#3D3TQ*-hZ3=j*+0&e%rBz%y#-KXzQ&Nr1FM03?IcC9WQ8emDvx^ z!M0PZax8`J)IvA(+xXau!#%{3v6)Wq^*SQhEmq}b42OfK4}jA?+m5tK;ahdi{o`;3 zKzlPRdm3#%gL=jcdq9DwVvU(tjqK&SN|UC%)v7xhwEOSo+SlAGutvGE7n!Jybd%9v zXYelTzhgJdcY78^WjFG%?+$vyCik?_e8?2&mUz6V(C@XiWY7#auPgzsZ_VF$P&`cX&TWjsBz^+ND%HRt!>EgNl$3%j|biFfv} zA}+Psye6OLmS}nXt=LI!z}l!Fx|KCt#2Vt)Cq5GSFlY~8B^3?UwuHCBH^o1{@){?i z-8EB>q8@XnEhaT%s2JrI75KNpAL8D%hhjDRTb#%pYH|8Q zTc<_*E&8+)V`Vp7%3?QMmE~D8dui;ZqjVBVqYZxWi$3}Ka5Pwm{Wb6oABCrZATgW< zD#Y6Y%GBiC-XpPhu9l`M-Or%zV?N`#k2AMKyVQ9?@#%TKLeH@Jyyj`xm;u)6U zxgx$D=8U7?E14%D_~zQQ*j}{py)CvAr);BL$r!12k4yOsD0?x)83{HuWa@m(gP?pL zQsXWKXFc_(bI2)y{TH@iuWXCb_0RXIao5OkwFD#*7P*#da=7J`S>0VXN|XGq~PogY0rb@pNQSV zMQZmjSHH#I9u)Ej+ab;^O%FW`)j+GWI>JKbjNIJWB3eL9|YiKqKw`(DYI z>tZc2YuTe>-&XJajx>g0S;7rRT4QISkF=U648pB^mmS92v`hsj7ZmC}$<|8{ih1GT z)@~9IRVP^vUhgg+g z?=Oaf13mjMtjV7qIT{SN;rA}xIKzl?A`YZ4=SC?s&H3a>SbOWOA zNASKppS&-(jfdqJ4@K5^(7e+RfM=I57EGR&zc1JGMsR%@-e5uh0>=+1zNmo+n`d~H z1_thzG-x2gR@#5F4F{ikSjnGls2b6R-H`llWmSLC7j27frDY9mjvVJ?w9%|1vKR zyK8N<0ZGHXtLZ(X#L<42b}g0T+Uig#(o*-t-%QxIyj0@Q2rx&ZhBIX~g#JHE49pV2Y;osb(b zn-Noxn{qA_eeRgym9nhEAKaVg#7Sx6>@%5ZOserxS0s7-Yh zU`++jwAS$R?1g$~?QaAZC>L$Gh*<%^L>v z_ss9K+$KV9E}Psio5LrEry0b_inWeYJeA!Gzdx%CeHyGS$tuz~e-o*>$EoXJFKP=l zhJr^`?Ks02EM)zSkVhNp#J^}Oe+#8$!*Wh)u$&)Al`|j7h|wnq94E*7TEQVtg1De9 z`!8(FpJ>U$58nEgyN*-F8}m~m8h0G$891(bHs-Ux(}&I?d_(@75q+NG#Oke?`UD$( zN8Xxn#<*4tfS>^e9KFpgozodR9@ZD25|;4>FC;{A6xIHusgkb^qpEvr$QbKJW= zHLI+4YzXC(3wne1ryd_HIlEl#>xF|Uh|zOHYQb_vJ56Zfi@FMzH<7_~> z3&HWg#a{?!Fsyg}TIE+*t@0}@w2HmTQEbeNz474h(w=|yf|3SX93@bT>gOeba8&vOQOCL-T z*?SA#QGJjj_|$@nExLu%5VH5dbl@iKOBq(QwXHJ8LOndQQmenqs0-HbX2QX8;3kC% zhK0LXrk@zREZ$EHULNxkgR?C^F&vy*;8a{+DO}GJIA37CXzv2S7ZxO|`~`v+74#{* zq~Hn#SHR!=#40_n@w~%qs||A!+Hi%f4Ii?#VY1bR1Yb8eOX|8@>dHf1JEg90(Dl|k zT^kh-v}IpINY4RJV;3M^gB#RoFc*GX9BoM!J%2iA{!%a8=5M0)emG*+ZS;D+**Cr+ z>Lk~#n<^cV_OtJ}dhrXl5OyeV?he0m;@FSxFZ|-j>M#7_NcszVgTV%r{_mFz!-{Ba z8zV4TV2Z$0foTHW0>>6)Kr;UAI0KB;B1d?v<@&6p!*?RC<+R(L$a|MK%H0_JZml=y z$6DeKC-l4*#kq#%=WqHKa|C0ai$q(ajqgq?1@`5^2tI#d6_dBd0 zXvKG9WUN>H>?qLCSx~S0y`Wgbx8CgP)S)+D&yvtvf9sOeH-Dcc`QJL<)r&FeDAeQB z_2wV5dNEQRh4!)Ldh0FZauk~5&GqJ=kqfwtIoDf%@6uz)_2z$MX*=wC>mOYbdh@SV zT%vw*pDM8rqAe*S;@2M}T zl};$YbM8FhjjvUld&m{u_NxmI=GRR9@r4I-bFljEg5TPOHIFfT5;m(V|1z8kMZ25~ zn;iZ06?(k;;rE7{M=PC=FD1~w*`J@7ngKtkEB{KQbLB8H9p74r9Bt347{C`FY7K7% zb7z(1`$w+_=g{GOb>&~1_nLxj@coEaVUO@Lpk9jeSEJR!JZxdJYT^D1ooI7seqA1Y zxz7Av{HlR47kddhrNlou&v^5`KF1fXzu-Gtito4N;ok=Q<2P_W$iK>jeEcRa%h_qv z0uS%-PCL3SClK9+K5B+HkCjuj`QnafJAaK}OP`2H$G01(ad`Kj&SON|F%FuK zwm(qvw-afR=ni1ps7a}oCPjB>O?vlozmAw3@Kj!`8y!?poc2({*kI(<7M* zrjnC59XW!Y-jDSUS35~VCe?JrcIKDCe>P)WR*fO77nwG8IMmMHqJ-LOOBly~OjZ48 z_bSdP<+3+i8GCy-h6_5IK zmSZR%wdF!4o%tyulTK^gXnK5OJ7zf6TYo-5Dh@x}mU6DzNsPU1mp|i-yg%WKC0fog znlU=(PE7fCSWH-@BYb-atCT8MsZrTKZIzf3+Ce)AyDV1e9;}tW_lLeB*S9)WV7-xq zFSa}Sj3Oh~$TU(F%Bj)#f7p8$@Vbg}e|XkjJA3b3nkH#!lU{ez0)<|Z-k_B3UX%2) z(AgphwW-r79{SM?p|H z0`mX;X5LwQ?M=LWkN@X;{GM-~?EL1PdFP#XX5N`Kv(~INiJ+vYui#rz_yiDK(22pW zoiju)MrXg%T{DDR57!e3#HzvMEl-AMJuL3_{iY40^ z5e)M%dpDSN7UTzN8L{jN6Y&cYhat$_fNv5}_%A@DEeyC9Tn*;XA_i_b9sgChxp${> zYv^}EAEv-s`U4?;ncm$>zZ<$M4gW8sKN#u>!CyyzTDYTGxfd;iHxz0nv5B}$bN?F2o`p1T%h;?_+pC1}Se>eS;Lh~uUhyG~jeN^F6`e%fGiT`dd z{WC*Fs1UcG{@I~U`UmJQ4)5ydQtr-ukhV}og6Y)pCJ-6?_pZYl<1t%-uQAEsO^8jK z8E~&!k6gm7ead}5eM%Q<4+|0uEn>O%Qcft`(%Y-tee{PzKc$5I%rs(@zlQ#-(77z& zwe;tNW`*JZApK)QN6G&o`tw6iu2d-N_syMytE%&k7yH zfA?4PdM2yOJk4{IKOyQ4FgbIC| zg?z|l&(F!ZUp3i(jH*0L^&_EwC(m&vO;_oA5wrl_Y_?C93Vel(-}o_-j&|H9coKaM zKU1x88sK$uHsF6Cr-0R(a{($knB&5qmQ#&np&WjYJDjr?i6c3mL8A1WyTPB4Q;zV= zoXfzUl`{jeqjIi7NOsPd2pOI83HWnz79l)0XB<-H<-CdiV^o0OnRb7%j9E^BH`sPM z!bdy79d9EjXBiT!oKuK!a^QnnwfOJm{4WX;RHL$-V++ASqjDZHP1Dplpq#I=qJl86 zLFGKm%87)V`g@ggoc;`ammhjKk1&S-zn7Obb3LTw_8>GEQjPHEEkTy-SKxRb{-tf> zci6|2J1^z%K=iS#J<9ow_NuWumzQ%Y!4^CX!>e-sM-!2;v@YkjIrkz(77UA@uGf8q z-(c5mv0RPg_v)SB<#Zxw{ADa>JpzKYBXutZM*+Hk+9(y1n`ru-oDQ=UaJ9G)s*8;4&~*G%_Yru^O(q`5!99u*ksQG&-|XZUwa*9-%CIzTVmw6O_o`m_|Ry`V!m-qDh(5`bAIc zwOa6G^irn%wN0xgUBigCG!37sgAF;u+rXz4cq>_fxBLpcoe=U8v~(u9EEU~#_&LLO zQV24ee7Bo(ltkQI>Q$jYADzRyLr-MwwW zJ>{CApi>pjp(elg3iP(l;AWe_?~^n5y;MX)zV7{&tkXHX=H-VRUbi`zn)riP6O(gU z^NWJkYHrsx@mrhWqM)?8Dbb>!srhyz<{X_YFtn?nYY@ZRxf08EVLi2L8Upp{P0ny5 zzA38fsa>Q>JsCdMQxgoW!^@+q2}7DCF~aysj4|xQmxu=4YVtQ|3MagR1a!@PiCH$I z0!{>NC)U@26G77hE}5!Z>Kl@0e?bS@=2404Rg*u&_J7qA%2Sw};c583v=;iR2yKpj zk(s|5G$U7o5&C-(s(Z|9BC~xuYxo3y1;{Cq#sNMsv>hWHPn>Xy(`-Xrj|gXYz-CpP zCi+Kt@&x!ycb0~jr<3W1P|kdb>rs<_$iZ-98XJuc-z$a8qm;=my)jK1H=nZ|kj4tz z3s}(=Iu(c1@e^6N28c4BJI2tcwPKnENrSN)X&NLA44{o^&JEep+^BP2oh21_Zpf6T z*|g$f%}4c7C+CGsopcvyttswI?mVBot^FOuBFIbs7t<3zL-Oy!cNE*XrvCGS% zQ8|N>MHln4gyc7v$ghXBci79XRp<8`o8Mu{uhV4kIh%o+%rlFeH@tLaFq=L~%Kk=j zx;GQ)e#iWxVOwW=w6UGA>7rp%XLV70)|GsW2@KT~Y*Wss!lur21zKX~3|ycMQP77u zEc~V_8w$EGh7X603H228`6z9yHmaS2)2(51d2YrWEBPq6Zmqb%dRi*O|Br}>%JPMyZ0TIQ0e`~0!ZQ!AL!rz2*>-B`dv9FWr2On({q+=m|x(m=ZQd?KV=4rO z{O)a+Fh*wS1+5(zDwd>ku|T^hyo&|deX4q^Xg1m=e_~JU|O*@=A08O?kLwjFhNJ zN>pb`)Re)_ia{79LcKLf#?|@TG-XOuX-d?bT%wlb5?Qig>JOP?Yf=#`)j73*P2QGa z7K`nsMD0?dR#o_4O#3}g`5t`*dC)5VJyBk+y3dJ1y9)YuDCc?6r_)%<_cO#&RAHDx zolM)tHLSMb-&>(hrfFlj33*y2diPkV$p<7|U4A!v%LAFFfon`< zeMQ7{PhXGhu18X12X6}-)?1t_TC#cSQ*3xk_DuaG^R^@mw~*&?Ih(Rd99ZR`@1td@ifWf zTFFBy>N+b_74qye=Qb}LZ^Svnm)dl`!wzx znM_`iOvmgh4f@ZD(EZJPp<0m`yAY&ujjk=!^ zb&o*ZTvpnzJ#`<{=6a{6?yp7NW4oiU8FEqycL?7GyMwJ}=?A4aFC`V{H&UERQ=FG= zB^ovUN2>ulRE0NFc22gnfJd|zlL~C5~uDLp;o*JSl^Ri7- zO0HwFrRhwrW3$b`Q3C5Lgp`S#*A^~jtDWm9a7x?GQ&iwN>T<3q@b>$ouNqFH(3|f! zt+-eez+&bSOuNq$4N5?w?|ClCret^MdNHmgqG7w91)QI4EV|j~yHxAz z4(-`(rU5@fQaueAs|v@`xLQZsYTJt22hQ+~6K%D%jy77}vpc`96^oMA(Wdb}yF0%T zw}D$nvyW=EcJd}_+vwYoG!5m$e58pX?W6BXgy^~aC8H}5%jJ)rjZ z`YyvzV#$Gm{%x?(?W5TaY_zGLqTV)o)6~Zy(j%*;K0=f19Bpc$q+lmRS!yjif+09H zGk3RaWDf_P9lB7MLrwiC?Xye7lutdyOf1V1pZy^RlVDDeZLY#GLa@ z9mRM<mA^E-0Pklk+VtQ1jNMMq6}oW*@Jhf3k1P8&mHeh*f_ zZ|2a;o3xPdrsTA}fb+2b6?wW@{$w>mujBpw!ZLQF`MI`~TW+>>f*uxv7<>RaCNT+<;A8M*Of zx#h`nH~8cppth}^+_PyN!$ni%3e_rdUU+}L?iH;%8_b$dFKEQ0LZ>a4*ImxBard=7 zmz@wZY~HQ6L~8*{(xG$Yg&BryiG~6UX_lxf@Uhht?8Ke8Toy7gRL!Q|uInu@w299M zEK$X#-kwWs*=J}4+jGt0zg*X6r~T!|7`zbcoSr=< z)6Jfky?K1DlQSL#9jDyvC7I`EuERvwouM)_mmwaHmc$!@7Gs>uG_p8g361jj7vt_( z7-YmGCm9(H0a#u+&bl$=&X}gwjp1{kOhzz^EaWE%@XQX9Gp*!o&5P8dgTBz5naFPv z<{7zT95*|`oku;^jai(z5X1Kvk(0(e$BIg6jKu-iqOg$Tq`V+;-)AmlBLB2A3v!*j z(2D#|tSX?0{4}E^m;$(R7c5L7C!B$*oOlLGhC4S23G2or$(a1!n2#IjQxY*Ig@jK< zHd-5#YZOZO$Z2z(x8xg(ltU?3GxvK-BJUJk09vyq=4>r1NxRby}S=j z$6MEQ*Bj9Hg6S<6`bI(CRi$e+pl`d-yGPPLFX0yp^41yMas3|`3s@~3@43*OFraS@ z(92r{bX-`|ag9n>V?c44NcW}z{TPZ~u8QdP8&F(o&~cJZ$5}QV=ecy8K+-*80N=u&Ae)!5roSKT|%vZ;D=$-0W2i{{RoJFjllrpo%&E2}n?)^AuS zX*#-^RMV2Wp5E@Z-o_nK+-z*=i_RQee9l>Qjs4x7ogGbe{SedFKhWIK9c}IIjW+h~ zh=M(8M1tz??(XcX>+IN8*Vfcjhk!Yfa!yO*wvM`ma~IEDP=|av2bx>->1w$8Duu04 zEp08mbK5yg;m9?O%^iK)JGza(ufMsmw+(*u!ll~=Iy(F3baX8KuJ!5v5sy7y6x)aBK%D<-`EOXbS4~T*>R*PO+O2KHj~6XZ4*x*d*-%@q z)6|5@_w9S_waC%PvD(L%ADEZScz@WbH5#>siuNTn>=R+TB#mDUJDoamX{dJj!2u&}X=obD>x8tl@4+k8%_?=NpZPZu z_j<;@z<;5l=^n$-QJ+6j8yT2hoKi(cB2GP0IUy=iG>x@PzczKCsg(7hm?=0SYHQsr z>|YEz?)JHEK}~W!{wm^J6k{5(+M3XEE76!mO{i#Iaje!5>qEs7t8+br|M$6-Mzn>Hrr^G8IDUB3@e@rvY_1KEzd$I*Qxq~+>}h))w-ki zT0^zP(}RZ{LyO|>l=W_NG+ypz*X*;#5!)(?$9COAi1f(k>j{oS|IvQJhnXEw!zlNwAy%Vl`e&epBI8589FpAHn40cr629d z#gG^uD1NRu(pD6~RWqqvH|OH{RKJ+?($GAsp0RffqRZm@Yzwp%EsBA%C2m_-G_Wyd zI*e|_h_9Y|rJh$9nsx?TM2rSr(E*yEMLs)y-~126;*Z}LdoB`> zY=|t2tcc%%F_)7wI}3Rr&yl&t($H&mgeX3YD)!GGp3QSEw^dlQb=h)V(!HVL-CisP{jk#QYyxgs(#M-(?2njc?2P+n`Y zSRbm5MfSyCYm3KXv3>FQq4(wo=7aVB33t)r2V^NoWXh0 z082wd@xyIm4`w7Nru7XRj>X@1qv&W_VtwfFGCP(YrtE>E_iKjM(7>-^)3>%o#vI=D z+`Y@}Fuu@T&1s1fIp2Lmtsh8I;b&u=!THH5Xi}d?emr5gg%Rox}V>zFOSgZyUG-{H5A{OtlEE_=2X_kcR~8T!2_|_P~>PE z>U`fo{IY#XMc6aWaYwJ;x~w)futRH&D{^5H$Ct-r4k=MXad-JWTich#YRzz=E%(;q zf!gwA-u2rn+VW+w!nT3f3R{zm5L;>u9ggXexxMS%ob_$Bb__XOr*mozU1-|jbIaRO zHGVeVxmeVhhmys2qU(RII2LcmSQ1}m2B4*KS;XZaxmvC%a5ip5noC4NEV)MwAa45X($LOT$yWL60>@2nJrLVEaAB+{CbJKW50an7 z*uhw=T;{LqF*+_Y^6m-6c52QDCMWIfv4Q2u+21w6slb?7-Zn4ZhSDA=AF{)e9nCDZ z*%9a($r<&zY*73uQhzuBIX3dQ~!Gsv_4-eJ8hQaCaqLs9U$7>&#iy$-6?E0Un)5qhH;>iBmefwYou!G3H z*Y?4)KeF%fczox9!$tAiiehatZSeAQD8LEDBKzZ!f!AJtuBa{c+-x1RG~`~Y+YZ-r zcbxHg$#C5&d~Tnc)f)drBo>%HCK5Yv;I_w;M#oQ2!@Yn7?wqI{!l&8FH7(_qN8NL3 zQX4CjJnXzN&FPA{lb7zYy(UrcP+_b#X-WV2LT7tX`OesLT79f`l9zo?6gn3bmFvsQ ztsDLl(=Q5X?nUKdUl@Sm`wDCK#gE1BEz+&HhYFx?Z`7Hf{hk-kG-;X8P~hCL#`1MJ zVFWbjfWEikw1zli5#rN&@bhBY3Xhdw&z+U6%I@kS&K3A597$ais%U;vG zn!`-cLbay!SU2e?TuwCJfdBs9U+y0`=_b`P&|lBJ6Rmyq{g?H$sHVP_ zrhe7bzP+BWYv`L}5K!OQ0YMbJv7)-Fq*is+_jY&pbBAPSchmNcX4TW!->!P`+_@ET z498uodd6v4+S6J;(BHA6Md=)%&bo~ktSnzwQeUxZed+3I)!NwCae0gCZ0zf=#|lr(h2C-JQ*9n^qX%+Zy{IjeGudzCMwaE30r6TXks_746%J(oyub`sT*| zMg*b2EqG(6v%9M;%J&SJM{moH?wu`a&Bo2q)lq%pEjqt=-ooPf^A|^F_O^7kAhWZg z7vdIRQOk~PEzQj>&2tvkFP^ilx3R0KJ=)u{v!k!0y9sMD)l`^QbX5A*XOuw$`k}VZgCAz`uA&ZsP+R@dl z>g%n6wAT0a!hJkF;)`P7AH0-{1 zG(Zw6(soucc)>gG$zIit8|xQp?@ZvZKBU z?{|{uMrkhJhDy^_)YXEQCt9`Kj#icwf_q_ft(3E+YF%|{ePvZeHF`j4iE7ruaKcyF zCh+apj@nUd{8UCuLY$-Gz4JQU zh1PXtY-r`GaulYu9@$flq8gpeUFZ%iEdQ?F4qc)h-2*61S3S3UXiZUNO}#BBE(V`Q zyxscu-;pnA*@nrN*RDv;j0UR)6~AByIJkh7H3R=-JaIV%m>ist(}c+sug$b zyLZ*=u}t?Mmf8+eB~|M#(4C^BbmKY{55sDQZW@|!Z%Z3SNR$oI1YM$dC46uG1w$z{;7)jZ5oz2oH zx`bMe)R?v~yQl}-Gs#jKTrg@>tVGA4xQ3tvQ)YmumsM5jJ zJ5e|F-90T`)VqrVsIMM)$fe>~X}dTE*LqzR-3fXwV}5KsQ*?~FY+u++e{aV&RmP_z zYDZ(=cC||zZ)-gsl5{oE#xY8)+gMhidbN?W|3N>^q=%IyW|s7?%#K_e_y}^;u_lahbbQpB z8t>PakIqGQermpaobJ!ppN_9p{-tz$?EaVH_$b~V=PwH%&wILRZIa7U<&PhstbClG zn%=K7AM^XmOVKc=03H z6SsDF@ip(2pA^6Nz46=<;-xQsZ#=h(c=02&Ta9185%lNQ5-D?NEfM4`of3lmE0sj3x57&V`PVp!P;c#$2*PqxFUR~LTmtwMmI=L|!z|_e zA$pnW4=}56e~4K|`$Ozn!yo2N+x>xdG35`_ivxcEs!=aH{bAlB!yhQ?Lw}H2bNfTg z+R-0kZe#gF$NNZ)Vq2k7NiBEVbRC4%IZLrMU;kvA52_YUkJgEuPXEuZRY$I-9wP8)Bb1_Ws4Z%9P1%sd#$35p}R!DQr+HRmfSxPH*#bMXl-|O&x0ynp*kR(``k`R|S?WW;B`DBMFK7N(#7)N&| zei8is7T@d<_;9K4ob{hO0-x21%+|kh1il6`h_muI$EB_|9m}x?KkF>tRs@jG*2@w2 zxo)t|^6~oV=X(XTziuqw&J?~GNW{61b(U{G0{rs&K`gdRK+E^>6ux`F=bsl?KF-@^ zcdnK)`>1K3Ye8k->)joOSgpc|~Aj~f>h;_zD_7Vh>UtXP0UcOJ> z

    ?;kT;Tkd{@dZuNm^#4z!mEK6wjLk+RhrB4_soxagWBqMOk#}WyWP9#R;d=mlcKbiXc=@)cf$LyEjCyhd_}g2dT+xjseS3%+_j9lW-l?@Ez(ALK<5 zW}TIHM~b}Hefpj0llRpWc_%Tb&?c?3@*Yf)Hx>hgwX3sy@=m76`z~I$;XM!Qth^^v zWB!7}3uMYCqe<*JbepcRVDe{6SL=EDtv-$-v zK7rM+GCyNJ1vFpZt&e?nShor7kvJH*$@4qh^Kz@gpYPVGezD~yhwi!!mYFN z_?be#yqkROu>j2EqrCG|pghvJu`xy7 z37>wP6IlKDEnn6%K)XYbS0a9bEpNB**?eCF-yS9uXZg0L3VbY}ff3?tzMoCuI|#lfEfdi4-Ib!>>puPXu7TC>Ybo+NadA05 zf;@ig&2I-|A4<#*R`}$7H$~oTysyW5U)EXuPNvA41bLNUqMfe7&+7M5ioD@TiPwiH z)5`m0io8z9Ll@EVN__I(Ns*U@_d-ulkT@&ve^caL33+zhC<8C~Xs7ziJwV&OCn4`m zq_xh<%f!6FUw=m+kNtz?U5lTU$N7bSJa{ZRvb;$t@+N&%sT)KdKigsD%}bGYd^*M< zgjr|xo0B5%9>}{HOw^C#k(IYPMPB}yiPy*|)5=?(BCq6OrB)!G^7!n+%BxP1ciqg9 z$H~eRdHW$RD)MMIR$gn0yi<_($_VYTEk)iT$h%JDRr%x%rpP;qi^iLXx6YQApY`;& z@9g9F2r!sfUXEKMMkd?e8x%|3Z&q{ushi|z?enrSzZ zg(>o8_~fszN!-i{P`Gggf}&*?~!H|&$gXFZ74 z<=vAa?|R5MPF3gj`~IxFwPDe{i^eD@Y7wt#*Ax*GWpW~NDAMfzrgpL z@Y(do!1vG;OPRVL^_>*`o;-nmiwdQFv_nMe`ull`yvtzhIaXQlux{!8kiz#t81XAM z67kmiD){{EHv4JQKbY?o_}P5*cZ)z*f01FE8sPKH=w@a$E&ID{lh$ zY#Pd}g%Q7!N1t&vZd{7IW8XnPLL~Lujh~fwhR7?H^y?6LZdeEaTO__zpyZ z&Ew-oAfdKrnl3WreBC;$-$s#V!ukP6U$d(f{{cI|n(#V=KZPIV<>1FW{qiawP>SawSZC!~+M+)^s9t^7h7<9A zt)B$#6R6|;Ig&r9x-;_5yg+C{SKSymA{_g?;Y zc&0D$lK2J+gt=(#s24}iSk;FA4t~5B8UW4oiTh#JIuHows&Ogl$LWsG^z2Uo#54VV z{EWjQ)aP8xe4{>^SB%R*Gkqm~0nkiej-PS))}zsd^+l6HCg{AF{u=xOo^=`~7p)dG zUim*s&&|kRgC53;A8U`Qv%keLu?>K@G=Yl(G3605=tEQ#IPfOx<(L0h; zu(u?ft4>deKV9Dobii^uegVY$or|Y2QGWpF&x0oa6#NV5r!@%%SDlr@f0n{>QS)^G=nOEE-`J=BN=o}YPxp^R zlJgQ?_*{&#(WHNJtJ2N*y+`_~{d(2k>2!nt??6itxuEmhMbJ?G>B(0=EtSPFkk z%@uyG%>sz`J6A1B;a{fC7yc(T|1v*2%CjPce}!5j{Kqx_3SAyts>Q9a9*r*UKt+>6 zR;fx!&wE(`#IrsQ@?xo-;XmY~8QRE{P{ z_&7=@oC_q{LsM?dgPPzn7>M$0XsE*ik!GR}#HTr{}$1<4k&fkk-;scy92~><=>|CYCF7 z#xL~IHiqb`P92{J>r8lcd{;_*m)hl+@sA}9=w6ga;$pTDO_1>QBvG#FO^NSKiSJK| z@7MLkYrAnK{%#*_V~8&5kL6Feoe3{|uG*CnzbhqvFonK6h2}~!;atU)V8Xe2CFiHF z*7+r7iHVsPxm@2&%+PxiiFN$Gqlk|u9Y2Fg`b`~Qt+onXsp$(; zi_kY|x<=XOQf#R_j9)t?{zjc&o!TSx#hSiY{hQG5*K~vTe2LH1@-Y4kOZJSX^fpcRs3(%*d(|^SbDw7(?+EF4 zl4dl^ON{z`5A*hk*_k<`U%xNagcnxqdsBLwCbnYQO_+A;Wn#mnx6RVqTbM7@WR9x^Z~vLM@66lR*2?XIm)7IkXnfU*M5hq^RGGX4roEyu z0z0~!`a8{AIp)zQ)9hX?hQ%eSgrt_Lq1g%J)iQa($eL!ro6r;h!Z! zSRM4v!1KV55W&Z1?#yojwG9vQ7jtITjzSQ%F622C51kxGIZ?E)Ir01%E;d_Xv-xrCfcdZxNqmub7 zhnNoO20*Uw4Eb7 zsXR!xgnSLqm)LEdlX0B5hBWxc5s~j=BJ$Ps3%>r8_y*D_?_)&N`(7!p)ng~aVfQx* z-*<`lr}ahnB=Vykbo(IRv5fcSTSXfE>;@vrt@D9>pv&s=|DM<&{jL?)1XE@&J_68PG&Q|mrBJ$_lkn|oR(hU>A zcbtfE;CUkShz5Y*n@fZ~tBBBN67%ut@p00K|4$;~Au6dJJ}vS0r^MTG)G!?NbR7}; z-6D7=5#@Z62)$mH@Uy8O>Qi6uP~MHCmts63Lf<=ysGMU&=yj3^y>$EZiXDDW?C%+j zUyKKG-OKUvN#esuNBkO|zX4f453>KFy?HtiX&zuneXqy(&FjPzq-8t3OhkB1$l#Sk zq`O`40V2{5?xCR zW>A3>W_$@ehR?K<2A(E}DTWF>s<7$=e$$Lgj9(z}O9WwJIvwkm@w8`Ri(seVrGoDl z+$YHKf&AN#Y>jnJ0S4-qQSK=JO^8`x;-zRvHV29u*1a-Y5 z{i8zj`b&8)3I0)#_0RBZ!3lzA2+kMWBgiA9$bYjS*P5iiDflbF*96}c;V3holTN{~n9F`o|#epK*df}axPUMuq5C3sly3xZz}JTCYx z!5<60Ao!BtD}sL%T*UDN@>d9QFAV7|f}Ags{;1$_!6yZ|#~}b?UW##ue5;8V{CLI{ z>6?k;F@F)7r=A8TAU`7F=DI??xqet~!{mIo0a(oYpUn}|-fM(8bq+lVogU+7ziE0p@O(BBk% zmbgl(-w8bv<0a)UAeLa<6Z(^ahlpiLeNE`!3I2(=4)%wM0n=|2+(AUA|D@1g7JP(Q zfj#0v|5h*~(}WiiA!iP;3gfZRI|Z*MZpOGJ^w)_PR9+GKE#ifkFJu8Br-FE~Qb&Y- znAnKxkkD@sn{k~OW%!GT9hiR#{XM}S5qDsokZte+BIGv`doa%y`lEuk5c^Q?Lcb>X zXW~wrGcnqvpCxz>@p7d$3*934?}E1reqQjn;I{>TEcicyZwnUW7`e*?yNJ;HGU6WC zozV9a_bK&lp(mn`knarQHK7yJ*w zBg79W^^DM2m@80^iGpVft`WRIuvPF<;`K@$75Y))N0fR^=sy#0Q0hGNdEzP}>$AEy}lA|kF8+l1~WMlhcfdWeWI=}w`)K*SgjQoyg9`z^d4p?dXoC`v?I%_O1@ ziiyZ`F)@nk5E0jxwZt=_2XU6ntBPR9q!*a|mb`BCkY0j$ClS|$J;W7CT}Qnw!|+>Be&VpquRo3JKIwxppGLp9n>6hHKH{AyKM|F3oCrI5 zj0n3qNrb&TPlTPEBEmlC*sejr2yv{;r-3=7(a!K{%qOC~VQw0uM6~-1!I?w^&K4{t z!VVS+E+)brmI|&Q!Y)b#*AihLXi|-pMA%8SU=0!WQYY9zgxxd?wi97Loq|2Y73RJH zaZrJVJzXidhltGg3tmSo!#E^(0}*z1lipJ0y5F@ou!g;C)2&!y|$Z5Md0*1dkKZFHZGdG`XDey+%WH_}k6OKOv%jjOIF|T&XQY^oOU3 z=m%LLAnbn{u?BWPguQnYVduw)jY>U7Y{qY2$g#CPo2)j8&guTqcwUKu68RG3|KjI<0V@|vi^ZC(0*uf;uGtvHyM6~;diD>V8 zh-l|$h-hClr3yR&{fP)G7J4BOk>x^H64Bo6LU$6;?)!yCk#+k+6)g`c=<)c3(2o(P zqZ~rNKs-~%1LUu0FSDQr5%eS?>|~+Pi;1w8N};QXu$vyC`-!lh8-%`z2s^q@=p)1x zV&9N|k~HkYvwLiZ41f7c6r0}*z3kI?rK zIWG|UNh0j>1)=%ef%X}sog@DU5q3I5=$XVu=@*FS^8ngyv&6R(VZZx@zK*y9*K45< z5n<1~pGEn{iLh(lk0gDH2>X6pXkM6U=aYztj}rG_{1kcxaUaG*p&N*>|0{*wLxfQb z3w@CIA>=RgapLvJU+7cBk05`c75g#z$s{84C!)XT`x2m6kiH4|OMC+n{pU)d_Yl#K zhJ`*zM1MLa^l>8k)enU}MMVF4TWA#meGvH*nLqJ%^QPCSDAg+4_@|9o3$6$XudI*G{qiRiC#2v~Pf)VO&I=g*tBXyLi%&WlEi zb&&Z#uekV}bIyrI7caoahP7+R*j-v)W==*^+Buj-!|Xlxw zed=Df?5#`H^tbxnx=hV-Prh}<>Q@~1t-g2P`18ANnLp&MEAq>7&V8tC&qK-S45uS$ z14x_TR1e?q#lwFHU#0F1zZwZnYdCLmM#GY_F%98YN4tTt2|YHgbJCr@{Sgiq#E zN&q}=PJ2OF#p|k6|5#&o7I#=e9H5 z#C9uv9Hftf^nzy+A=Y;q;!d0I%=+U=VgR*Zc%75Z^uQ@>#6IOr&o2xAA-wCMvKt;6 zsXiu@u{NBtf}ZfJ*=};3bS2fvd0w5c4p^p~vI4CuwfV>DDMw58*9mi%rX2bn9{;U@Q1?F;17ovfHM+a37+)u z_uX)pB>(URHMVAz>^dHK0+gUiP-$`gWxX+^To0WVIE{XG0Yp;lfr`tpB&~zb4vJ9q@5bx1Re}} zDB`s68pIZcuSNLua0mEjgcbgu9-fczGs52l=b0EDF=U1L>eyLfKEz?A;9saI10ql# z9g7ecejYMZcsIOG_#XHJD)>0LcJTQ_`r`~=gHc+$#rW?GbCX;KKWgr*VKd?Q>&zRG ziL;JuIIvu$zs^)`Hr3fW6)*cHm2O-wRfm`ASIFJj{Q|h@vZ16i%!d#r)o$kH4*lwi ztVYep7H+3ve^><_QVnnhK1<2r`e=dZ{tA$c`hJ}}fZik5*(zFLCB*}eF5 zmvcSyqcSHc^}~GF;SRlgg&O@d!a3|`_EY|CtgFBfrVlwmDw50mSn+vR!-MnVe*(Yr zuvMOOHfNY`4;$qlPFDV5#w3(~I9YjN{-r4YHLLtGVPbCg37bW`wihMN$0S{}X1As3o+ToVtVx8%;#boDETof3zgtMQ*e z4TtXvrJ=|p9xI(VKHBviD(ydPI?bFF9rB;{9JZ%DM;7VhmD9b0jWf?Iu!kPY!NwVK zNHdO=4&^oo-~A)}-18bRcc=d9(XjuNV_x5LysI4STDPOIsh!`~`};q4uRlM^gJJ(U2hjc{ z&He$6R&Us}Zd2VldsMAVM4LE5V>f1N<3MM>K47HJoKTC4tQ=vB4lK<2xLTZefjBV1 z0Q&lOESTTAkYDxe#y@kOZBsWkb2jZ*2nwAI*C}l;?xV`tx+u1>ZbR~^G`~b}ac#=c zh<{ej%eC_cmQRZm#|sZC9IE0D?sYT!S3IxJin;LL8N{Oji*W#||6ts&I!+{n{<&Pz)ZsU_NRO27IEws=9vFI& z0_+(CiE~YKAPzX$xUxKvuC%weyH_EK2Mr(_4P`5F&`SwJH*Hym;|7FX&Ur|jh5&}d zaTN6ztg9$rS-q}eW8yFgFqBrU+*FDW=x-{mhQMlU?d@xA>D`3=xGl^82PA`M_3C=b zQ=jyK@ah^UQ-b1c-l+A!vC0UDZ>-pYV`w&ST&?r@`>nsk9QFV^SzO=$FMVPQ>SkSe zdFdK7;_3~$jR5tlt4s~r(?nRa2*ybr^%Z6HRVz2HDP=XTDcy+nDEDg8n2$af#XH#s zY&a0YG>|?r0s+;Ku&J!Hs(#hxO|@Qo;7Aj5Y==Ls*Pvc3%|;FvO4)u5$*Z)%mE&+B z=z>En2BeAfPHow>4YsP%_iZlSRILx3Sy@?GzHT*h)&_**fL2rI3refBF*2~KM$higMN}+C>-Dd=(e*D@#gnB8R`-Mmm5-SESzgZdLLu00FC3+J2{dKeN?h zH=x1F*R9!zqUv*Tpwfc*=nwjk6E>3^)dc=c>~OZDdCktVFjiM=EL*o`bCsztT3Hni zI=AP-AgO08KI=-VlD?+iMjqVb=Y`4Xde9sDnSV9T+}I$)3)@x(0yCU!Dt(`}7cj1j zm(~l3<2{=62Z<4E@~+2be^W%-GhP5FK`D742y;j(VPeSJQi;SIvo^)oRVE)#oRQ(GdB9euRss9X- zNxn%H=Tv{~+w7d1{k3?`*}QMZugbnVnDXs-&gD|$F?;nK=Xm~eGXA0OwR>Mr);8&T zVI=WgWgQ~}R7$9};gm4>>b3s5xe=;+ujVq}NdDLO}sM60e*Q$eDYWaR$c@Aet9>8&as6QK7fAS>z8*7@>n+NN4=~(E>->V_&m<8 zUl67Fh+L2R<-P2ammz$V`vLs?@{XgSq6o9jmiHC}kk7hP;OnuG2()pyHJ+63Bou(p z3|J04TJp+qr!Nh>sxoYz!O%}<z}AHi?az^h(|ygqB}zBt~%^2-ZG&E68q8;hTn z_iOkm&+62M=XgKX%M%2`F^<321ub7`?#SORdIx-{{vLpKkAV-5vpi>Y&xObObtDRT zkH=;7BRL98{&LKYChCRjZd(pyl8xSxV;Z|M_{LIsi z1@NjLPQWu*dc;|ImbT~*|7U!=hJ*5_Qk+a(deZ|(RUzn$ZE{1y)TEbHGmwn)Ocx`q5S?JcMPNBap{G2!Bq5kbHh9)(mU(IMXvs2$p0JFJuc#+hECl)Ft zE&V(+QeWcrJOD2U^L=5kSK<7R4Y;Y%v5GGV_m!=yF;nO*jUD}rtLSOLycoxHl6g%_ zzf4)RC~tYNg$E)2B`G>GA;ve)FymPU`Vt=Ns|*ZAEGO||B0Aw-A_9*QF$S{FWkj(b zfjCXx;{g8!q``+ryZSwrM~TygZwB@a2tRv701ZXU<#T_I6U5U5X<-4FB}A(L?j{yV z_&I{-3(^jlj_prm{=^Ff+XcG?sTbp~65KENVZj>(Zxy^-@C$-057R#>_^cr7f#E+E z{Dt5vf^P|qfxVHBkBNv=1y2{8B{)y;T)~*&YC%4WVfqTe&4L#SHVU>0?hxz~yi9Pn z;0FZ%O>jt1zh{AbZWa0t!T%8CHxa1E7X^i0f?0bGo<9z^iX68e0hON72ekl)`X2EQ>iq%XSF_ywGRDz2h&>1N2TqyT!S<+5 z=axCM{%~@zU1@5t{XCs^u-!;i55INQ)+v7)P_zE@OupV>p&rJ9WyPK^?u9<*ml^qi z=~rCpOn>Xr^UK_|1!b9q%qL>FQ3S&~*pONFR*!mkuziK(t7g4<@~y#7-ETFM6c1be z^BN+j&TpSMXyeascNU!Azz{X-_sKNJ4(DABMSMkZr^P9O2Zhl-()~dKRPh()SK;Jk$o0#4ID+Tqh{rtBxcOY zI{DUB#k0~uISY<99K8zv2OhlYt;=p%^}=`Fx+=fS)YKX1bnHL)@0^JyclhX#hU<3$ zC&V$!)f=}aaVj2gB6@TQqSWVrgzb=+_PsRjay0joKkv6L#n%S3%zGEbX5n12E)9f zragdvA^!Ube&Mg+AlNuySlAzJG@eu64EPsijTW`PRM*D+(WZe+{?9WyTLCoJ1S z9h09m%$P+wW`fGThb1{Djqm!8cG6be3eI$1*i^dyL{It)@CMQ+Alg;#Ss>EZT#0D# zR_HSlPH5ii5aB5IEwH6k-EHEx{u-D*4Y{dw2iD=F^Z9rneGyGbx!lr_R{xmc?c%ut z=|9lCt0*g-J5~b9Ed_I0FSjk^MAG)xgDW?mN?b$3Qn}p0k@i6<9n2lg%&%vrX}RAg z&qt|XDEIdaxse%QE5-~axQUxRa&kiF9HqP%xfUCFKZlIavfGh5nEN39hgQ-b%6*nR zCGS0U@rMf3-9ag|Y_ z2Ks}!oNk1g=npCPRYL2dNSnvKD3S2%Yak-`PW%i1fnHPo@E=WDmOuOk%OA>Jg2?cj zpWuHrCU_@X>?4f+-wY&kxyvQ|XU2|Q3a`UStbSv}8NL_vX^(?+uA(*_OL*Kq0aF*4*F`!;f9hiL0bNpAS-h01<1|0lX5vuIKw|d@^K3&>25Y0 z_auxhN0@VrJaaV<_e7h#kD0vt^YNJWnBFQq)W>n{_Y}}g4M+S{6i z5zJ^zkRl3pGxwkJW9M|M@NDgm4-Rz0ko5$xmIpd*YVjG9+-^LM4?DR-8 zn>Ipr{{(hats7H>Nl--gc%*UvMY`SNkpWL+609|IjFXwUB=dY7jWfO7Y!d6nEJo5% zAR`GfTe3zh#tHw{ksJ|{$vn^pv=Hp^ppd*Vj+?Es(6M9ePLITf4s0*Ub@D9yz!GF%%HUwqHkHA_`nH~qZnH1NW2qnLuD)zX;qsyanH)?%C#$%4zKL!QWcvjOG_~oW59;)<`$1xbF3^A&VkD2 z`puPzjV6D86PleMT3Q7asjn!JZ3p^MxY>a)?;Jc8H|ixTyQ#msXH`dkpV|!72UTJ# zOhTa1Q0oqLrHs7e$J>QgTIoi;e?h0()YH<^>`%4vUwVUzDe;!>-sbX_uD1SmRZ(4A zS!!C;)VQq#-2>}cll7Zgx|%oj_jYu(p-tPmTAHJJPlb_H-q_cVN|(A^)i}^x#oa@R z4Hw*6p{r8YIyO(J%FUH9B5z+xB68hEwQ5sU)mpWo0=tWR8%|Oh3d#)NKCVy2%I@C& zdYWjWsp~5%MXAb0+?Tyft*Nf8O6>U1MbO-puvgUsnWAP(bH~7rdeiWUVkB*n;6@m2 zky-$4M^t(bmp0b9bL+foN}Y^LT5=M*uQ*jLO)VHTSGPCzN*Vn2*<-51m+c6 zid*Y8l-66b^#-)nl@;Z>50py{`Z&s0$4y7A*KPMNyfsDN&-_b!Q#haV_MSwsu>|xa zUQ@+!KIp~gyf>cn#=jQ-x6*T->7~zquYArwy?D{@AKJgt+}PhZ*Jl;BiOq@KdJ~E- zR`;gFeidI#!kR{m_PX6)j1`j}G2TA{{WS)^jDM-EGXJmbm7)FN&H`@W7`G7MU(?tX z(RzfF53@_{uE&47)?t9CJjVd&aI4>Kp#Aa&L5!pypAGuu4MPz1 z0q9e9th}#*_RHhD^Cbwg&g%CN0{rq0MHBk*CXisHvdI#wR- z$fiNCYKFXVwzGh?aV7Bh_4_X5(f*?N<>P1NRfCUdtZiP7M*SRa2wBHC{_0csX5tPD zZQMG`*A5TV>9OIT1>d=r0FsaHN|9$My!#Ella>HdKRVjEzZ}8S6ZJ9~@wObPdwGta z5k6=$1E2L0_39HycLVmEMWOIC_@nqyUJicD(^swPKI|Llv_cT)^MXn^fA~LRFAw`h z!UesPve>sqI)`j(f*HOv-M2V48s}?R1n^w3Wd5+`pK00kh~^RCPfy|Zw+!WFro`jE zo6m9YPjY@7K@yI8fs*4nA|#xvd$ga1(fHg*dxLz@(2tg%a6HF~^~?4)juw@0uHND0 zr(rBU$8)U;L9@+oz%LK=Jzr>!&3UN5H9+f_&&8Gik{(E*_omP{r_gt&(0qts9p&kJ z*b+ecc^e5N{qq$1wG`S#VOSo{6Z6pC<9!Cr^k+!CDPN}kh74I&Y5q}alf=_L^SHN5 z7IZV3{fi!NQilynzBya!+9)xHtHP@fD=SycH+Rie^Pa?NyqqY(^HPG%(yOFJ%k!ywOPGgsqxQ?ft@ z(3SMQDxlt11=Rbh@DD}M-&4`~ARHn!KlNw2m4Yk>=}m&PInphHmk90>e81oa1pi%- zeT?bu5d56rR|FpwWM3g)I&7TC2ZBV-1&I24K)~~aE)&%In-I?V2KlZPyi4#g!Ji89 zDJS_(!-a~d_X`2n39awUgKiS~Qo#=h{+r;C;3ow2{vo9MywH085a_Q8%`-)q-*bXL z68yQ~OM>qR>hBbRKOGlJrppnWF34Bv8Lsym0rhugfqa3R;SGX)f_#|9@P8Bhgy0>5 z_X_Iowt(;3LjSiQADlA%Yl6I(lg<>>dlW!V7rIFBe8G)^{D1({>3vE-K2i@v@EuGE zzgF;Lg2x0OA>xwvjL@e9e@R5={DaVW=sT1@UT`uIgX?Ue^#>LZUm*|%os|vd~L@N`Vra{N ztEOvz-|v|-_s)BXg4*u>?8iyoJ#*%qIWu?e+}Wu_=iIN!S*7Q|29<+AwudS<}43 zQyNYIoPBt5!|L|v%l*;Y3ida>kMSe(qJ2&K+r23T2PQ4*Yu`8U(u*fFT+n{@?;h&T ztGX>WIuLoOuQ~tlIHi>iq7{q8s+nW+{h6!1fu>7421H6>Ls?Vwa6v->%Jm*hN&SvQ z$L8iO`r(>G`(`)iG?cZ^?s&2)2EK8QFBG1uH14FAy{g_19mFl zw(QIOGstgLl>!+4QcHNULsxQ62v-PFFjX>7w-!1*tG^LICuHk3+y@3P%Z zBO6BJs+BYp%hm0Nza8(vB9?Q+>-MI+dZ4JG>cu!x^BVGyXTp(aWVc*n$T|{1+4^Yp*_KQ!A`29HKTp#Q5=}SGq7kq4s#JvPfY+~L1cbS$r8A4(`f+Q2` zSoBsw@{`MJU>dbekfLM_k?n$%B$wAWda+*rkC0QEpov6mhfpRZ=uIPbsUVXRG*gT9 z335t;uejKU1SwC@nke>RK`IijvpSavQknP`*)A7kPO_0^U;TawxT})2M6Qris83eY zpzBIO7AI)h61&Qu2DZk;=|ryf>wz>ST8UiaR|4rt&k@qkn zd0zZCh^N?cEK(AEFLw;$@fZ$5VJSkvw;sLV#JO*qP*|i;uow0cQdn&M%{;r0_`HH* zbywiWfA8-ArSP9nA8(kky2}|CKP&naQj^ta=y;Xby?Ke{6jLooEWrt*_aV?Px1W6`q7DCV}LGt0M3zXG@6eT7S zStCeE;$K;z4+>H$mnwc?jEz4o!B;?htx(blI)jWi2{I|MiFul1yd0AgcM(}9l=1|I z175sEkctEi#pA7lR3>`K)+VCoB=)cs*9)a8v5jmS1gTB@3k9@`==ucWUc5snjfwLp z;37d*B=(bXu^=lGpCF}EM6XGd64@w}ro`(+HVM+2*hOTsh;C1uMgd(y=`wA8i6A|R z+sU>?*m@Hi$kr{C{sag1@g700PCQSxt%B@K9OC(G6Xbd?Kc6Sm8ygLdqSp`?&sG>0 zA-lh4_)nPf8DuaXR{cFy82gOq!47x+UY{)wyRG60$Qz(N#UErIOYJPCC4PXm7q4{D zR@2Qt6byiCS`57@~jP4zH50^ z;2LxlT7#}()}X6snm2EZvEp*|jizeOXk ztXv~QHse;u+G&ZO9p*ISOh8-*Ir6|h!|;j$vQ|-}0^W>H=Ux#{R+GGEA7y4EmQ<|C z^oeuqRxKvqo7q))-8;H_+BRa#LGh3SOQd5mTym_AaNWbqnXYsWM*Qj5cFenGUPo=k zVytoS1Dm7IME$v+UA2Aggt;efST*m^zg@Lq!rVzWZNL{q$n&G9U$ummLKpLJ0S|Mx zwO37_x1r;lj%fb+stzW>oGDte9+pHK0yK9$R)WB&sebC51c!2@Xq351f+jcp%$VD{t9uf;nN{0nC+mn@CvFAMbi#t10e9%%XU8i=l6zCh=( zY8ua5SWC&KD3NmPSIpQUA@@vEb!)FMGcXW1`<(OAHR+0JmD6UXXOvH`D4#K-GCdit z3EG;w+fGiehI;?hwvFrBT3g#%r&g@3oVpIqbz0ifTVP$+jb(($R5^3Tj1Q)#ZtQ8_ zx^W#~OV`%9xS~)1Pu*Ane0}HU=ANm|>pJFkZ(iTCzKcmLs-VrqBS)K<9qoVp=B zb!mBeDy-S&ZrHT-3`Ezj-@2)V3l*n!W33}#H`1tb4sdUI&3tK1xe|H-8evx3vZ8ri zXB)k0NSCJtj9(Oii7UNE`mH&d%=5Teq~d@oLUwb)_66ZzQeDt6sPay(KWE5t|muBrAHumY(yv zYUp{SZA*sv(i@oeEU)L;1kz}|#1j@fp20Rd%jLeUfe$O0u|2N~E#2lVS;EscG?_ph z!aj$0f$3a0iES;Ly$`H_ixg{f179%9yjr$GRta7`6M4s&%qVJEU>q~FVa;-^R^8Dp z^$R$MHm%|9!d43{e%SF>c-30wOu0;Ti>sH{2iGyf(F$(a<<$$NQ`9taB+TnzDvJIA z{9SCc!nq*VW`*xv8~84@HX$@vacO-2s;?8V7IA4DW4&!ZD7>ksWp|Hhl8OuI-q3-^ z6sJpuMjcrqv=2`cLln2~NRIbxJd(I(801Q*P-uY+oPqEQo^h8i9GQiqwE0JW} zg*?`e@+im3;}nZ4?@l1>+csEvpG5-sY}kWw=0hC#Yp}Gx2JV*IgL036m*rymGbs0N z#BCl#y)~#*rITQz4`%V*0^#M%puzI-+t4ky6%)K^q_JE~vj*k<0CAfKQSV#Glx9SO zrF{>$EAMK^W4V;acC_vH4B|Eqq8@EB_z7%-r5#3sEAKwY^Yu_ zhgYG!2udS;Ad7DgoY#7?cztfpZF&HkWcy6)Dr+lR&+f(Rgi)Xt44u zZlRn0r?7b_v4REKRxycD=-4yq&J6+<`Zr-4g&{|-KkLYQE&^>P^REdQ>{G)e(Emwh z{-p3f6Y#U;!$5y1nfyk6$j^zSFwjQA4TJrm@J?)~>mKHScoee^ zPl=0uw*dDK9!1296;4n{N9;_mRwyesadVxo_INR_;N(~+t) zQjL!W`hAE@oXtHt@Y@gn4>|Dv5E1_m@p|~9X!f&wK~N5D7ua4n`ai_czZ8wYftwqk z8#@chQR;L8-I(ms8;Q>WW3(NIKsWX!vTk5swYo7n8i{_8JXSaMM>cgbE;~de6N`X_ zy0O1ve(tfWy0P1d8{OFV7&W@FW=5@F1U|Xq_v7#;ei7*FfKQ6tS8%Yt4s!p2i26Fn z{XJw_UkACI@3y`UQm(Iql`Z`FduLD*fZG0Wb`w+ek z{sYy{hlc=K#T3xxj#t2r=@-c3wSW&xtm>yNZ2atNK>+X4ZIv+ zps#v~bea!9B94B+Kj9cDNa6@t)FZ^#Qn?7;O;m&xEI^W1a2t+(0dHiGH{Ha%fyBdhx zObtXTQv;FbDjM?LCEf*A(NO5F^~M!(*Lq_exVzSSxLxZ#BG5f#ul2Ud23^fvlC4xQ zwk&KEeM&IKTiy*W-o_U9s5E_V4Ye-k3UmZ-HrIdbv(W$hYpC7#-7#q-Tpa{nHUa7^ zrEWRus_9>Qe$}a`o?70qL9`WOXKJU71+fb~WkqQQ1&ewY*VG2<>YO#efo?%09A$NJ z$fIjQx!4)9kNw&?E1CbomJknKy2#ebTs*9+io+>(PNPeszJo=;l0R#u)kgQ&$&2^=VUH}V+!+~!tb8ZIMn9Crw-*&kGlK@p z*9+V&cTb7=Zf3ch(X;3ANyKd)M7@VVaNEz)_$leiyUUTsPg^VRvxwU~h#RJhJDyUxvJ=DL{iQi_mE< zZx=2`KN2}B%K1Q+izF%2X$G$p{pwt#+hFBc+(I|~Pchd$%nBA56Fmi^tmCn)?_>T7 zW{`jhA}4TtpBuP-&kdZrb_0EPyCEt)DNNy9G|OY%OyCs?L)6R0dDX%|U)~ddvJLs{ z7=gLvnIT!^)@0#c<{%r>${Ftf&M{{{{EbCY@Om~QEAcN)Pb>(SLi19%QQl98j=}ch zItf18B4`4(0_VS2dqSB<29$YZ++5?Cj)s`5^r;GE9vOVqigPxG`IjqPsjy8UpIM~K zJTjn6bO2tX={GCfrSJ}gGLH;CnMVfX)ClFgq>v3vyg*@@LYY5Cy38K~%KR~4pVB!U z!F+$E@HT~?RY<)h>H8IaQ=!ZsBK?r!KU4Ue!sivzpCrDT&!p|wZUm=amN&iwb%zvKB!J|volay+@cHO|$@6qN%rYcakE3FInkmVYblha%~f<27yyGDHd zVpbLFB9e+WpxBO#@gX@#?`6XU)Z4Own;ZHgXU1FRACz7g;GeJ}t*n z)#5^PH65IPoJAHxiz8(w~y}E;-&OM^mmzF_LQ~ zeViOkihKO3lPl@)lt|o^=BF2{-bC+aFYS%5dU4)}-^l*VY^iTx*J$`OMlf^Q z#dX-_w?9?)K!0EVz)pYW?tS}lylvkrJHNJ*{H7iIb{fyenLdjnb$Q6Uf5?2(q$ZRQ zh1cZFe6RF>t^d;g+5PVqo`IcXQ|uk&9oTtjpN;o9>3vT66v?&Uq3(C6vz_$WPP*$q z*_O|9ymaSm=RDa5a}Lk`nAQfXbg)Kf=fKV%miaT!*!jTDkCyo}*gwna2HJPe|If$G zF5L8~d^LS4>v;_=H}~-Vj@{!PXdbI=iT?ej(w|f5s(WBtV>jl39sZQOgQoB7-*MZ% z=n+3^TP$+8LfXch>kVJwKF+;OpLMQ8SzTXyS$|*qo^j^NOhkO#aW>9-`i5`(5YHwv zhKl(d5BmdnxSoZd8=$Wcx5+Xfv}<`j298K1{unYv=@lb(Vxy!a8UUi@IK-^Jf+M{s zJ)y*`zJkL<=qqppNc52u_;KC@EP4|TapT9C%k|<$U-1}IjlO~p*|^nLP$44viumo2 zC@V;EwjmbtTV4l9V2d`-Z~Z=^Uh)bY{5HlhDgRw$^w(2yn)^45Zb3}uX#G7?fv05W z+AS0sxpAA9dk_)-(vas|@Z?=9iIyjyZ*Tufq6{2I`+ExbnG(5*2^zRh-0N$`Kk=TucN1q(n8<=W`=#QBoMeg|>E8L4D ztx9S~5bw!52}DcTVtn&PpR<)b9WwkqlTjY?OEONE`8D3-75#*@d5xv@3-=b`o{lt1 z5%v)2N%hVMC|goHLZr(Z!G?{}HpP>jEc`vx2N(AucZqLgZ7Sa3V4cMjW@#4{Q<}xv zOXS2xYDRBl2h=gLE`n_~;?pQ2%JPh%hQFsCZ6-xc%_z!ZrYMV4(nV?0e9DO2 zC`FYAMU9HF>LaLcg41~xSc#v%=PEFlaDa%^PXWL^Z^>@MWYBHih@X?Z%E|P1tYvHK zI;NV^I=#`9|1}UwAEp?u@IFepfUHL4GKS_uIbX-PCaFK_4sHFp3F7n_4 z3iXGJZIun0wVon-OXbWxl=G*lkc`cbG1Lsx10TBh5LGpbYE^~>OF~@r3&vG%sFn#A ziwt(78!B^xB_Zm#7y5VWFPLic5P?u`QC2xL+Aen~waZ<`4AKH|_5ht8 z!905z8^;5Jg?w@_*l#H_LNj+i(|OY~@aARcm!r9-7+s?{`yqpc1`EsipD6D{^wNkY z`>ABFbUF6Peq%0AZ?*1>@t=1u=l@T=2M0SwyI-~K{9d!)3K>WXJKLZQrEyIH|Gemi z&N3HyFUO^W!qK~bK?A;G{9rxHtAkRm@cmN_Pb^|R?Outrxe@I8?#EzjXJq}{^B0$6 zAxk7@J&yhySV1H+7+&=Jv&!eqji%Tmfji*Ze!g7A( z`#1f~+=d8U`G%>_!Z+{V%$+O#dc)LLkvew+f*i84+!FD7H_T;?<*<;o&Y6?*L>AlK znQU+eKP20~L{QY+o6pM1{Y1oH%)%u(RGv`f5w6v+vlHAUtFfcEtrORdiy%UMg3D1$ z$1_8yNi0uoM|W3e^NyvPye?r~YY8hnZtm;RyggLDh_1(S$OK3=_Vo%TOl0lFVExG^ zSq>6#Nj@peN`gxqqrt7kq8K=_?%BLWwgt;{D(ZM6cGe`dZ0_8Q9cOjQrmmy2Q>t|A z4-=y~%urB;O`nl$^)wsl%GH)AXH&CzV^v zyJJ@{4gTQLAeO*`j)k}4IMSWq}{du zJ5G|{y$fFWc7LPwE_^e)>sBzz2tqckB%qjY4wJ7S;pSmkR(F=Yeukq9Ela$y+ED?; z@_WPPgU&5Kfw?M|&XI^iALL7xBa}Cz_aBA+0hd06uh=z5p>yQ(X5|}t{?*ZsL_XnH z7n%~Lb??~N)4UG4#hxt&w%Zuj?0B*S$eXsVyW7)6Jo+%ocr*+_l4oFMIv?sLIb1`e z(!wV-i<&m{qb5_Dxnl-vHRU-yIN7y|VhPFy$l4nLSrt{zT7XUts;H*Rt|X z&63Amj#h$hgRLL;{&eN7fjssX$}7gt%3G8rk81+fSYgUXlyfbvydFoM)zh;5)@RAP z7xIQ`zjayiu6N{()^aKD+AMj$d;@t`X36_o$V($X&vy)d_I&?d>e-N&PJkCYiU}^LU<<>8Dl38a&dAJ3F z`mwE;r(6Zxi<^wjkZd50zq~BIXN!imV<-V1vUl119k?lGSwv+K<>V^m+OQXVd~Vpl z_G6d?KKDF2aUKVd&htPtI1k=?PPM&C+&rftuMJi-p_A-2;vxPJGEPDIO#E0bPEE>m z-H8GVgPZ=Ruw&peGz>AZ9AFu!HqOJglHuSQzD)i&)L^ErhF>N!3^R^g z)0fGgw5 z2}qRBcNEtcQeHWJCZO{>folLW^XCbFRd7)9r80a@Slg?fk z2HI_8()mOW1J?{@(v9-ja&V1dCY?{*FmMm{Ogf*SVTj5T(8aOn$q7+;QiTaoFC8L? zMde8mCPm?ClI_p?!vx-eVTj5d>Ed`OIw6V`k(UGK<=|Li1Zsc1L#JHYUy;st(FmO1 zKPk>{o)KtI>ZwTQH`WMTzo!-N7ks$)qT;6uK1`M|k)Q9%5oqsGKtlOw&v0VFv3be( zX0c!1l9(}L6MUywmhkHY1~o%}n*^*G-|_M-Vo8Bj@?oTGlomyhU7h;!UF>)UXor)hzAGXf8?7)$oG>%-nYbgZAhP^ z_3Kk3LjGVh{8t|{y^d53V)*T8A8bUPsNWY{GGx-D8#I=)IX`PP$6}K%uhQbo?lww z3_>*G>4dmxssJN+^h}^U+&Gg7k9$_N555zXZyF(R6fKbIbu3^q{RvRy0p=h*0)+i9 zf=qns67uOu$fscB6wez^I92V*kdCO(`RpKHwL+dB@#P9vDr{4Dk;3f?*}uqtjl!E1 z?oxP%!Y?cQn!-mEKB@3Ug@06-;&p`FB0{{Xrzu`Rn1rpc;>#4SA;b${gW?+r3vnMP zei>nj=Y3r9+Z29L;k|^VYIlZm#qJD)=3grP_X_<8`0(mDnGk&9H~R!UIu+-V&d7M= zSDdPG^8JDk1CUcNkRrZRAs5s|@M>sNyhq{H3dK+LNuI|Iu$hm$>au_To8of)Pd5FR z?Sxa1_DK_>J=l-g4(w+<|4KqIRT1L+>Irc^jf6Olm4v8&6X8TNPGQzA;u#yn zrGCKMiK8CM!>b=uO0N9v@PAKOxR%OHa#MOm!Z!-QleA^2)S?quU+cQiRIFbb)Qd9&$X!ZpO|p zS8V)}@Hbu71zVz<{fYj~vHAn!6B9hKYg3!Hm0lHd(iSTMyC+yW^+E-k2Xy23j`oVEI@aU1tqfhSp z5c###OHnFbGE!<^`>NiaA>?<7{8hahGvr_F$ZrS729>xT68%8p?%t*$B(4#OxAhiJ zNjz}@oYk#tLR>qlCIA=B;9OWwUR7i{k63cd+JcPveiNvxU6EY;G z9f`+*W1LDH3yJYS;;J1Zhmbg2B(B;~m?1IGk(dOB?L|3|n4=P{jpF}#^wCGzkMIzw zvVCcb*5DF{eLQRK`5WuvdGwTy7UU`wS5)O?3i5WnEx$2-~1{d zv>kH;>>Pg#K0MCx0JL_F^3;vQ`7#hY$G|Vc&%hPMu+$6uGTcuddFom_$M2GyjNid0 zYBJFZ5ZXDO4=hU4NA=6_dFD2Dj%2M3*A{K8Km*~{CAy=&uZ8Ta#dLR7qo@km}PRLt>a#-sUbaEz~GJeEJ5@fOD8 z`7iU>%6N_!O%rK*9wG{4=9aH=dC&WM*ij1kYWCMlM(IsnL5e9m$hH^^{+_SkIE*7z ze+Q#5S2UUWoJ>VAou@Bgbkc)3#e$W>uw>HX+@ZqX+@ZyX+>D@hNgSjwtty+ghkfsZulS@yHjxDXeb18 z-!o=L8|D%aXM4Kg&FHNV7V&-Hs>ITXZmFeLHRxFx=H0=iz8} zZOg_Av*|o;bm>M>Sg%#ho4Yr|xAQBWzx2n+;;pyiaQlxNu4&l5_4WpXFd995wD~d%(3Y*JS-YSY+eX7!sAFTB?sLY} z6$`PsagVnHCPa=Mm}?xl#tz|IyrtE6L~q3A)a`+L+MylUhF+L$Y$!LjvjQoVLF|ky zld-`zVer1)HI!Z2c0PbJeB7eCGrSec7A{|)MsTw7-?0EY_Ac_)O}*+C!*6yw+#!2C zY;kLw6xeTtmSVJ2%DhZ6v-y`{t!1zO>2@P+r_;TOt?MCT;f&Bj^}E+} zOXlNT+pTfVtAuY7$L45|%@hX#0lgG9Rrnru^YhJ=O@B*%4g%|$%*&Bw1e8g%kC@PG zCzEckrI;e|UY<7V^wY}42nr@h2Cc|ME6sk}?<(UQOs#kv7;xT=!Hxv$yYSP(l~;-z22CUKN&u}q?r%wX_8iZ|oab+{on39%Y^5;9b zS$-^rO`)4COum|@9;3tHo^_Z;!in~f0UHR>u&;kSQu#A;D*8e zmP@@;!N9iQJ7ENR(|jib<(`{`Hv=a>pZWB+yj^iVv*~a7<5~R9*Ar|5pwYMQ^ztB9 z5yUEo8uyyv0*7}p&InOawP)q9qm7}*7-3#2?&Up^nxH!0iRM0~j;s~ukOIzUHQ@xD z8zJvc!W$Gmt*`=Z!F1YBMlhkl=N9)cUa4@8!ovz9%m?}h6mkZRIQwY?_jeBXsGDK$ ziQs|CX9c0?W&wFs>FahpA)YUjl|EJBnF^~F)+rR-Eb_Bnl-H*4B89w`Oc&iO;5CYi zZWj11#qUt~Wrbf;_=v(^DU9=ckZ**-6BNo`#7LLDhyg_x3)rc2+CehkUWIond_dv1 z6-s-7kJo|xqI&}z!Rr9{eubwioUd@H!c_{J2;Vwtdi6C0X zok!snz(c7?Bk3F2J(6bUwFIETa^i_;e#C3qS##5PmQl`~{h2g*=jEn2a3GC!kI#t=CiYS zm|}U1{|M?sSMO+<5`SWL{axc{FPhW9Ht%a6yCZ)}^l?IHZ4Oq{-#xx!(dkM%)O&)^ z4)u~Ywf@WFr!Fd2+HE@$Lc2}!omhX*_!Aes-_m+Vqnz>e_l_UG=tNCh-8&m;27IzB)ldew`;vr#U2&nW>WT_I&^SF9%J=RmlwMrWuzE+y%vCwi zOzv16FRRIIIMh2fR#uZ}xUKh4q^u_1u)24(Use-^Mr*ZKTvHnOZ3$nF_H_xLcTqcr z#eQ*ke)zZIp~A)0Zh$UpCHSJ|#WV|~h@X_Fe{^%uq zL{)Z3N`m?WD6r=6F_lc*4lGn)Jpsn(Ydjc79aF#*tzHbC=yVF2f1!~v6Y23!A)e#M zelL5xCSCyMC3ROXgSc*!u_*}-5Ui4=G@p%-I8;jTSm6f9HP`vJXBzdXdlia|#pJD^W&tW{0 zsvys~j9W+H%V#19GFH-rNCukmRYt~*%=bYfqZKC|Z!$7y`x9?b8H-rKw(ZCpor6Qp z>rBsEhC?Fp!IMDDr;;jhA(Op)Dyb4{8TV7eK};Bt`J5w7G>gd8wamMY@mQ*caVaXE zib8y%mFZAYok&94BSeh{v^C%9839M z*pDLvM*{wyhd?h9)-NzhwN(Vr|2wv>$ym4@-2NBYR3>5ghY+Qc4;4Hj#!`xZgadyi zcY}X8yXSAgH}VlA6%--nKgwd8@Pls>G^Z){(TrlhmtE}l!(zQrHOS@H`L|OJLM?v& z9&S@RTF#)}ch0u-Iux1wLe72Ud}kiZ-3?6>*3Wnnk>ohMxpQ5I)R|F9 z=6K#Xb|smsOBr5KD^ZCbJQVNqgzSd27#xsD1X!&yd_ z1Yq)NH6K-z~Vf2r)VG!0yPv-o?-)M{}(-D&Sc7xc9<)zS5^nUo(Gs)LsEN&47@^`a&7 zrk{H1bYk1yH+RFTNRHZ1gIH!94;ssu)Ov`k; zu*uaJEkCcOX2J61hBL+^vnQ8|T)YcTUZU zg-g#_yEaq1ImDOCJJM&`M$qOKhaJ{$1!*hL@=6o6W_ZprPa`LKG&LvX@R9}%4ZOPB zX@kEErRQKz6dT%l)~;{v33~4Z)VI5x)3(fC(!Q&h5(xs|y^bz&kbeihy92uVWOws7 zx%rij0YVTsF0=VX_*?P4Fod2{b)1`9>BVL!U8cR!hoafXLP&G3ztMc+Zi43XbZ9=e zNFmeKt_|;WP-dx4H1pPD7N|q%#=-U&b5D|RMo0*6R*F)6>YyC6PE$pzsmv@0U{k!C z6s?#JmHBDTu`yH_5FE`|(euV5g~LM(?<8dN>Co{V=~?agk_Fh&=_!a~>MaPpn2+lM zHW5Ga@COx{w*WuZ!PfUXh?m$(A#UZJt9g zBjPN^%1fewntX!*W{xGV1=@L3w!ZT#Plk?(iM$Ttj? zJC<_!C7sPT)cMW^AJ5kYp2s@;Y_POhh`8;1KiYXE8fhXJ**-j9%0D|x-UM_K>MLxp z(F?NpdXbrPWHwm7^AK^%Et+8T7A$u(ezshGd)qveaWCXeW<-OfwP(qzguE*7P#*Oo zRvy=H**r-09*4Z4_Hwv1OI|PJrNK{me5P1=A60oWd5ZL3qjPSIBBFt1@%L9*d>25~ zca>#Q9`bz#2W00XK*Cet5Hbk~Gw`E4WR)^qdAsnk{)rU=x)TK!1~>grp?{Vy ztU!EBCf06na7>m+AfGQ57n%S-{d1n;3N{#m&r|ahY#)S$tJ6` zlMj9G+zgy87Y6QukSRY`yRo%-rbd3hqQ$})hyL*u4B zFqh*5uI^JkxbaTY!M z{M5v(*sF#i7CG3Q#cY-`4*qu0bpg#U4hfcYl z%fi2&g&)YmpUc93n}sKWzH91TnuVX3g;Qs11M4$C3ttJGNgRWWK<~RKi+*JmenS?% zCkww5IFp+28-e?SI$#@EK4+qBApQg8uSJ}`5k#rk!u_6Udk_q=2M?}?8dnb*AY({9 zh!3ObL3|iUYgrgWXMGrlC@rw%yJA@lK6@MIPj764%gXke&dn_s*KBO{8qZ(0c7Aiq z#ap|oTUy$>yP3wKXuM$3m$hx^=t?rz(H@7=AN zT12dy1946OIE`dWpuDWOaBgruoy|BkHPiH6`cvQ?On(aeR^0Z0ZG=?&nG;? zll99f7)mTAKHK!K)Ev*-L>v$49>TMXo-Z}e_&uP_1-~&{9A>8ukh;%#Wn@M;q= zAdI75D*ge5>j=^BXfsK^ErfWiiERq-Pip#Yg#4yc{4T;Y_T^T5KOy?r6N+)q^gQ% z6pH`=rXy7m;(##^Isw2WaARjM8#|-Ws)758hkJ@gv8Q-EYaemyvDn7EGakXwKLH7s zNkVvlet!wtE&2jGuU)Hp8e1|FN1J)k)i?xeRsV*pYkA#gtz&vDPRDOiJ`saG#1kYZ z<6^;;Ok98*p{oBn=I;Q5s`_swZq};)Goxlt4jQ`#YgO^!_Tu;Ba4dU>^A-&D5dS<8 zyNCE6Av4%R{9j3V!mLbvlRd=uqN2eb;=f=XyNCEclJXY!5Puv3yaKAh{enx_Ubn=ojq6F;Xx9Cde8CBx?`xb5K{W;AR~C zf*CksyOJvb-eeDP8erHx#A)ys*FD77Gp>7x*O15VAmaS3L`|u@fk%M#6i0h#%V? z;^k~>C%E_;wzybkzqfMrFI6wjci%hHi*M-a*sSYcL&f+T=)?ch^Q#-Md3ZZscD^rL zBwDqg*{m2QOpFYsTaYJkuZoZTk&RD)yIOLmJV((-N@eF0Zxle=BU0b{K{BtsG147z4OB>Hy zyx3XVZB_a~<=kd{ds~KwXKXvqyIG5EzK!2#O)lSwR?qzQ_YNPT#X?cfe=sz%ocS@{lBDI?dosLcdypbQ`QZi(BZX|GD&WEQ|NxPSLSZpSb!=T#C$>C~n-N*9$0f zy|}r?GkuuO^&%b9dBS(5!fJ(e3YRNfsjyAqMGChoozW`%sl5Whnqrx}QI zN`&wcg)b>&12erqVVS~eh36<-t*}qwClyjR&-}M3{H($|74BE~O@-f4cu3*T6h5c$ zd4(@4OyCBU`Y9|{Sf=pZwud<91Yr?u=2G>2N4#UkTU#$UefrFb$~42#=SJyI03nzg z9ZwI&<04f>m}ewRE9_V3`H`5}L%FvJD+4{VnsDjMxEp1SU*d&iG?**x#$0K)KXHFI zQ%7UAG$ym9m$qYN*!+TnC9=M%xS@DaS<~=_y%Wl=C~APrb*ru@I(%vSF!1CbG;6R@ z4XH(C&B=zD6Uwei7@n(o+c_iat||0ZdR06b?mLcw1RargIWtM zKP>x7+1J_T3Zap0&Y&q+0cY#_YS)?l`@5FDT(x|lDdp_09y@4qMC%?p+}n;epUxKG zD$8GkVz0y-=lUFSt&sCzp63q?^!B!osq^HTyjf}2A>Y|fzWu%al*)r<|L#NkD1-HQ zGYRdGQ0YkEe&3n-lFoTX^gMgpPYLq;=D^s)gL4htI@3|wxFF~A2e3}{isKLWUH3po zaqU<+=div*muuE0vXy>wpzk_=X5ST;Ubp{ayXQakL)*?=w`ltwri;BR@doY3595NO z8@_UlT=%12$2mWHJJ)eMa^2*d-?3iDIPzWN8I@UKHecE7$RE zl(s6!`TPOf_HWkHZbqI4Cy!|x|EPU@JMvXK`PgUDhu^HE3z6e=Cr96PXI}JJsl7ud zb_MIklP*D}q@Gvbxhc0Tz#~R1GIQs9yqt(9wQ4Sv50G-wVGDcf) z2y|KpiA3VE&QwMncAt5wv!b8IA<$`Ym1^|E{2 zY1I-pI;|TSH9D>18MXdb`K5U@ofg-){t?Uq2%WeBSpQ-78vic6jqc!h6MF4 zTcF-$Nh!&nNQxJ`9mpt9Pys(iN@@O7Qq;R_fqIuEWnBI&Qq;R_ev;=HmptkGYEsm@ zZ2lc=s)SG`DX|N#N*eq z(D?BGBF`sT!JOeg1vP#X3rKj;Z&ThaRQMJZ<(!@ZHvA59RT_C;1#iym+mSmqyb!W; z&SE@=A1Pi=HRH+Q|3Us*##6)Fn0_|n`CgQt<2ehtmHmj{L2xqh@-oUlgoMOz88vlJ z{EqxFse9u0tb5MzE6DT8r;wiTieuChM<<~8#H%BbEqXT&iPuRjxdrV0hY<7b!q4Bc z7o?FNWAsCeV!iVyE`s+jV^dKZSsY_mAAKH({^yvFnf*OK3i5qU^ObgBO*G4h+_>Ev z!%Y4oE#P7($IsvMdXVQ4lc&ck+sDG5wtW0Z@%LPdnwvU3t+GchqqwJy^oz%CY1;to zb_k8!*gkRrh5y{pE*g0{Ie$(OksG~{UtqO=Za8D3e#XLn!7GL3*{tughOz}`$^7HC zkfGAI)j2>}dyc~s`Z#H#O5fC{^*E_drEdytIbJGM=^JTH$4QOOQ0ltlq)KP_TBqZr zPG=}{>;$RQY;j|Z)=#5WbCh8|I_wd=W4c0D)NY={1lty^Pth+LoxxD_pQ z{UZ-kv3as8+g%hsJabX_h|ERd#deW)Nw5|>@1!vqYrIEhuJInFE3xwy7IR_t=xM%L zbDoup3$}H&IoZa9Y*`Dv%iMyqXk$^dBV=5_I(WVKaav0>4$C`Ub1Hg5xO|+{v{p{3 z<3p-0E}w%7kA94Ro}hvEK7%|60C|5h@cv_9$9Kb9;r|lup@_E}65dm)|K%#x-|1rW zP^lg+K<89UI~5QuN7b_rc>XyTtiAx6_TI&F=gz%=hsAR-U*!j@&HvW-&uM6w+i(F7 zOHRcU3m2%bhJ9Vg^Dn;7)#7K3$9znf`n2zFn>U_I)cp_aY?!ODOE(0uxmN{In|S6< z8~Z?CKtA&lDRoXxG_|Nrp?(fWs;2k6FIsM1hN&s*U&p4W&@(IrcW zg)ft3;W=J2x{^14`Lbp8-V(S7SmwA_5K;9V8`{^3^@HmZfLF?1rLc#IYCyb>OIC9p zjg8XL#9AU` zQ~Gz}%4}CG) z2N>*vj7xnsQtj5B9W^^zI@_cZFIMf9!@9Vp!8{g&4l9>H`s2IUYrD~@y^)Owhk${N zNNM#TUk4mYz8RfE%z!?GF9Z%f1Nsp1IV7zv%)dJNk;o_f>cX_t;H~&W;1g?F*fH(( zG|mEe-JQF8u-%F}ZXJpcbn&5x_Ng=!&D_32QRKlOgm;tM0$F3sF9>{nN^teYOt4=S z;}Itxz7!;6^O44I5`MIoI2zw6;K`PkMw$)w!-wDHuDlh%)0PR)@_i6-%CqM|KKluT zXux*?;;vmp#rr(35ossj$Gnus^0wjU$|GVwy+8`&Z9&|XceNvra;!Y+oLzYz0%AYm zKnmo25^-1FW003d8tX^>x|Mei;;y{AfY?t#kOFyMLfn=2GUVNfG|J0YKGySJ@pI*I zUr+aw(zf%zfX|h;=R{1aAtU8Mg&)-KX_W^cp%#tXX)g{^SQY~(&|Go*;I%wy~H zE$GRY#*v_bH2%2m%;hV_Jj7L&NqIqQU^;W1aGf@MD=yvwC|cdfrV| z2xv|eSQy;&Kc^j18buCeheSJ|FvP{*KJheu_)cat2=p6(=5#_%;8&f`stBHBly^(O z;oN{oqu=_>{D!|X;Af8w1O3!z@~6D{AhXTN@rz`wdZ%CdO#XbS&;3Co=ZC@(7KVr)7KM%NO@e-f0L$v zM$;c4tiV1AntoW*U(|HkLsLH2%v1hkLh$q6U^?vrDW5(mn9e@Wbgu0t|DA-W|Nk%b zT*LaHeYR;mxtx;q=NeG9&zCiwJ~3GT!;1f!5PYu_o{sAq0mR_pL_(Zj6(P=hF(L9b z5rXeBP2WWb{=I~iW;`Cj#pLykq@hYxD0ZX3X->ek=i>=6Fq*7%6eav;Dy&vmr*OH# zl?vMwUZill!pjt1qwr>hyAuT!{D z;iU>cqVNj}xpJ8NKUa7};eRVkq5Vi7t*~4nU3W9RRUzA*_{S8o{fU20p)BeJ{*dC2 zDST4lVTD}g%6wc3Oz1@olr{ap3lvW)JW=5(3S~hs_|8y#vBG5v>H9qbx~%yIq{^50 zWePv4@K%MlE9AI30zTR!5PnbLlM0_z_@cts73N_O83F$&g%cD`Q+TGrI)xV~Y*n~f z;a0*t-0zCtq>$QV%BPN>_Re2d{KpD^MmPdKI~4z;!dyH{xt~WVA@ZN7aK6Gug%>L9 zRQPd)y9i4??+c25RpDa_f3EOFg?^4HXPUw@2|-(`_-aBthno}!kbPl_2yxyhO3n{e zmGhDN6ZOZfFZBQrKAfIFh!TFe-_b522kn4IhU6D{$j|3H+aXPe#7PSIJYl(45hDK= z2$BCAgy0{~>kEF7H$m$M{tD&?UP*|2D->Tzi2OZ@_Yy+REsF0VEX95{ZCzV7Zw%cv z9Bu!S(`L*t=E%ojkKD_~faw71$S2$wtVHSm%FcTu_w+Uu*QM%S>)PLSdc#1|1HA*i z#kK$NTW_;}= zoO!+@aK1RRUVCOqr+iwi`UieC(K}4Jx|8~Yl=+Y77wmgD`Wz4Ye}@FV#N7ZpJ{rcL z7P#2fH-+?oNc?INUMIoY@!bbROr`=mKEBMN@&>SWe77@0GJY+e*2%=V0HGaUEwE@i z4`v&RPcXN!4E;(k*izb-pC6rCV|e5xb9i zEfKqq`g26=KI-QX8EPMO-Z9qFEps3Bb)=}JTjoCMoumx8k2>eztfgD>*F@|->itCQ zKI&a)fM6f>kCI|7-EwKRru(QzUj!vC7FDTlBkEtw15f;svFAxKp%?(4PixG<_BO-sGkm`FV@X^Hhch@d^EoZL5 zLwm!P=8fs~9i466>B+s7r=Ps0xo2}{XGhB#xO#8v?%CSfu{phd^OiJ>8`5A;pEhke zwj==7vw3r8HzQLu$JDmwbscLuHnntaZEah#vALzaV^iCow-oQ#HS1<)@!Ga+9W8BZ zmaoA7l9@B=Dtdd@EHpKKE3&GWEm^=beJgpEEMK@hD9gSu-;R%m7PT|MFvRiaz>$aD z-{4oCe_i>88L%LE6b2QMoH;bBn3IFO2bP>Vci!~uL{g)h7ezK(y#v+FAr|TDN8C`kMA;ch7QB=GyJ1|C}1zKxr*5^523Ud%=Rn zWlNVBr+Jy{^_`u{UA?V2`~UG>%dIj!ut^Cu{}lV+aUEbw*Veh{ial+;Q#V!sU*Ea8xo0Y# z26MYHy<9Fo}{9JjQqhmj?!HzZ-BEgln z0`i!j@>mxuuLE()vw`|t`Z~11(%O*V%3A|@obRJN%C+*gB5v~_>T#9F6O3rEw2uI{ zagwkFmdtx8TR^)C32wQu67#*wa`DLoR~{G5;FC58mUb&rTzTUlFO4+HE5Og5 z$6biqJcxRnlQ@5fcDWNYSKb`Rv)7GdVk?j1Xv$-MVE979^M0HqkMxJ}bNMdAP@ZjI z18Mv{iXXn^x`K2x#w?2fl850iel||L5`2w}Xkh&qp2E*PkHt>AAR3$p=Pprh5OzY| z^8pr?#WJ1K^P12oHz1MM1XB+p4@pv{EAI#jSb=mK+`8K|LO17k(Wi z*j6$LL-{#p-wE5*-tCs3cSsnhe{=)=jJtt;!`(1=pX=em!S*wOS11fonHh3%+^kNZ z9|q=S8@`O+2waVc4xKbij|-jGg8IJ&S@dx1J4swaXADu?Q43$wF7CcZLd}s3YS@1C zyYNMYm{Rvr=rC-}NWRXWqjEBT4#<8K0hIakLeI>f&wxiW#P3lk*9l!2Nm35)b>?GWxx9-AnZ$HlQh_qxkMvr~K{|Ug z=PM;Y(km3NRQ{IkiW!}!O%En2k2X(vM!C98IEH!3u3{8|Z!nh0o@Dn~j@%Qe%d30s zlKqzq?6_^;1INJ#V}gHEto|0vJbE(os55f#PtgCBYca1Gts4;D#0&6UEZlL2d!R2| zXHLHY#vd*7a2At4U-xQ$0<(Vp#PbeE(#8`&G@TYt2eEX%z<9bzU`~3kz(m@tM^0*b zZhF3?r!+lJVUfb&3P+}Q3g4)7sld?+OO-xGVOjcep^sHOqVQ9%Cd!S62zP$6|0~`- zzW7?eEU294)mTFhZxB`HYy%Up1Kk7IfjM?yps(ggG&;~7Jv`7iQDOsqNzH3&a35{}^CpS;&!Knu z7z21s__-nS0Pljaa4BIogNBAp6HBMH$GTpmTr ztc^^G#W@!oSwx=7%Oxct)3C`n9~{wSVm?Ialx;MY=w(r0^P(rek9mH|==(XQh+M-m zPj6)OVMeRhF-mX5(fK`OizRq(#_#9hVH~hgFdjN6CBenHUgDdmmhUAwr(1wrxw?A! zFlb)tMWkR(mzg7=$m(TMVyQon@`_M$QvXim)hH>+6jgGV(`BAi>S9z052{sWN7HT?iv`b@ehSC8g%Xm?AJokc6nYXqf$4J@?S#HcKMA^%2Hf496KTuZI>5>a(s#d+}Mjk(RO)BC=19e9w|5pOz~F6V+H?#=8A7%Jg49w;}?Ao z@nk_Yj`595&qps}hRs}`U3e!Bemjz7^Gv*88Qn7**+$-h1UM&PyI`TQH;R7Y{n@@Pph!4N)=@Y$FUCogzh^u0 zj+P?N^=+9YQ^pG)cFj+r6?jl!rk__T!TvR9C$0`D^~w=qfDJ)xN*#)ae^$G&U}6Y-~JtNke19 zk|hn%+(qXuYg`g7ShOm03GKBJzkF^a>d3q);#aSpj>Wd~=3>?E+XUUGq?VwSoRi?=c+s>4>Jzhdkiw5hdu3oIm;SIk&^ z+Vr(cu=g?MurF=v+0n%ntIOBcG%lqx;b8vT(NG+_R;;#d-PR4>ij_6XYL@2Oa%N#S+FM-N|+|m+tTiPyh zR*o`#33h&3y0xcE7c*MDgDelVrP#zweHN*-QPoYV-^#*IdwD*vxpV8rHWbe*87?xV znk3Mm$XNs>lVoyff5@Q7@=o?$u!+`XdE>%Bm4f;rphD~lW~SMb!RWL3$On& zbw_+>XX}Q>IWKjN2?BZ=x+M%wTslXv0ey)5p*e=IbS}tr^Kx8aX@$C;65@mKW_dXV z3GxoHR+D3sfUdINrp`+r%0a(yG+s)w9ceH{y5QjCAs)4ZnTC4W4(8GuU@#%`X)u^B zFBwUGH!a{Ci|fiS6d4@=+A%Al63p1vlQ~}U;qyd7HlKXufN~Ok_y{>FAMcawa+zj> z9Zj=ey84mtz|k`0PsEQr{1I=!&z08-+^wUPcQ(>pc?TSMYy&H=Elb`m;E&^HgO%5e z1XteUkoOSMSU=Xw%KH%FZvAL<#{1C*E3X#`uDo6NAh+k60?o?%EaI-bejry{VaiAJ zukmx`?S;HXq_KXS2e$IQjkqh1UkpRl?_uz{@{Tz5!*^&P?{JnpdL6XiIUori;Zyjz z@?L>FmdpAP+WN6_ZvCntkIy6<$j9&p{9Jj-6GC~^##niyRUY#&dc@wkbRp8moz4mOd(bKZ{xUcg{%LHiorX%8(dtkih)q~D*N8@M9 ztvYZ{Qf%clPo_&8T;1Nj&}fryP0 ze-wO4CxP{2;J(=Ic|7j4OB!^09@+ZW$B;lj+&0)Kq0?MmB^tL86`q9jiTF_-sv>0~ zIS4z)dEQx82vVJBz{7}}{-@BtLT%)Pn5@+b?^D}KhK2gqO#U3{uKK#vxZ?U(xGs~j%6Qa_EYu|UK8q<(Vc@pxij!1o$p5Km*)f8K>E4(kGo(C)fNc>;HI8~qu^z7kis2o@IdDfsbq>J+0e&)!?)FMNSM=fcn zQK+S54l%=mMD`mjJGETyHckAlG;2#S(}9(u#N~U~t}`{C=Q0ygx3#mgc57E>Td%I( zw3X3;utjBft7{_hFiWF7xu%nMDA#bZ-*OEn?}!xiSRi>RJn*I|6q^FzXDME%@EnC7 zP{{tqeCri%Qn*dwWeTrV_z8u#D*TMX&nx`0!mld)Cxzc3e7_m@at$e;94T~S_8YD> zEG3+#=Xt8JZAbwkN!A`peW!a~6LH*B?S!CrDa;{6J4k!re0U%7yrdkY^FAa_KJJst zbgo6@{Yxk|7Jz&=a}DEoLX0g>RQgPXl?oRqT&$4yG38vSutg#3$MmfVuT*%Q!W$HR zM&TU_*^bQjHHF_&_DSTPsYYI8eVm{u7gnY*lHYi-Fuub7*3U?`_9+Ui!DttoW zvkK`SnsmN&2@4gg?>dFID!fDCy$WT`7x=!bI8|!Q_l&|96uz!7 zKWgY{g{LT_zLNQB6>=;gIih7tDF$!RVb8tpj^HWSpINcKa@X_5bZ09f0WZk9OY~$g#2BEko!eK z$m5zW=9hYE0z^9Yho-8kDlJ!p`FLeQT=FBI z=FqMP+OP7;ec0{LcF5XcW$#F{ zUv{M#*bzPAN4+VL1BDF_?AQ$ptmqM_Yk;SS!&WDHBqn$c@vW4?{k~1hs-+MLw>Cj% zG|`G{*rFe<83rzYf>~v1c8~EMOw~uk7K&>#UpbH?tq`qy_@&(F?tQb{%lg$Oj3g_nk3zWmpS}^`$;`vgofVt;4aJ z*Jm(aw7v)yY9WpN*q+-!|G-Y36{+5X1sUh!J(#Ok$DEt@V7$Ix&(+7d>X|)gu8Y|Z z$9u3SOGbW{jAVw4n6_70U0>K%a-EI5q}qd-c8%BXXlG5Mw%3^6l23cCongP|N1xu_ zG;ub1UEdY^cg}7`Kfe-JeafuI{o9wlGVzG_U^Ons`S@+b?<)M*2giYig;a+BPfD)B;Jhc4$dWjT|12ns^UdE3|>jOY723o!x60If%QZ#yd>QIm9xq zCHs7D6L(yiRFCT{_JO=6`48gyPdv2m$$bNT#Wjca4RnvIuhJ{TmBJBODg0_*8SEAf zy(DOT(qn_@;T^TV-P|Sqf#e{rzV_Gp%DMuZIzC_JzGS~-Ess0=+Kz#~`L9J^GIye_ z=l<^3`tllcl*B71glPBE!(4PN(X@fC` zU+WuADd~Z}VG9p=d9}CgEUGhon5~inJ3N0v1f@UFUR<-k$x8L7JpIJ}_9yqDr-gOL zwg1!B-Os4|3wW=}vmWcRX_)8ViW#2&n>m-@VO{pe@gguwtL?h%2k^$m{wn_k5WOBE zf_2&djNH*r;t;IMUI4+-Pcy}?%U;iyRWg1#-(|_fkMQmZ*JX2AMD$~L|LeN!DhStg z+51?SS(kke>KUxdrgldx`*Q9_d(kQ|@h}cpV0b$~{B9hulZx)I@-z9~$lhP&F4V!x zy&Dz6{wi=W4?8~DjwQb_mWoV8GWHC?W+jpDf=#zJDG(%Pb~7myBw6@rR3$b{ko>~G zAyOnrQQ>naH#S_5lEUYSj1Z)>@FgO}f{ZJCl}L#o>4N$dD0HMClL{6S870W%!XHrd zXhBXX{4tSILCOoCA~Hshio#8(d8|y3%EE7;QDb8TnNxTlDdPmGDtw%j;{>TK{C6V9 z|3CKL1ir4S+8;mXo_kMjhNd^^l%{EW+Y~624rxmV+CtI{ZAsFEBn3KPnkH!zNRyDE zv;?I{5%8f>;0Z!iltCXpr;0wXs1=n#QHml6MGWfmp*Vn)u`2)XckOkCdz+&Ee((L> z-}iZ^&H3)N_u6Z(J)U#VIcsepR?FrpQzcwuWv@Y3M3a$eXsaCVLGvBR$UVf~ds4QL zv2sr#@stqJT;2eCd(h;v-TwL>G`Zz0{8`!Nr69MPgziC;`z3Zt+8#7iAZhlX$==EI zVP`3#a%SLTMLs$;d(iw`wq~(%GckOkzleSknnX;m{Zdk*xnr2}?~>w5NB>F^;<=NV z@E?+pC2jG7B;@3t#DrfI`to3gsC6Qaglour>KlghWrubNqLvn2HGN$}aQpV@r z#K!r(q!i>f17lvU0bu2P2ZA^>-vC zS6VD830nP_B;=2(#5?S$D=Aw23`rTE+Yd#faY@nYXG%(8?k=WeNs3lKTT-Uv@~gvW zj-+VyM@h=`QRQo!tY~hGlXJ$X`o?lhL1CMjyPmC-5VliBl{G+}JYhR^6u(4?<_p`r zTz)DU9V2Y>bLVo{jTN?qxeG~*6Jkm3QWE2ZSe|;!mCuDIinOXx z6)dMvQdZ~wnQW6J<*eLoSQ4W}l2Vf!$8e2KmXx)l>X2oMB-H1QVZu~NXt1*Rus)iM zJ%Py41+mj6Vnig~Mwi7FbLq1ZV-XQsI*we4DPW4NU^terF^*!TN`~3E{Dp)5{EX_e1pPM6Bt2mh%SMGIowBXCZWtt!Frz_yo(}#Be;Z zCI{io3}eflR{*iL8OWPwyDP5&X7V9{mH9&mw=?OZA(A-*G1#zZ3NpH@xZf9e>;8qj zXMokpoQ7t$Er&Z6xeYg(^bJ2|`Yz~hW&R8ac4i?YMl#<8A&>eux!t6E8q3_j)RT&5^EV!i^_VUVg@+7b)*!kdd+E zlPJ_mJOJK|Wei6WYfw&xY>pI7w4&8B${6n^7L%uf;do-0;Z+Q0C3Z7h&2UcQ6o$`c zI9Ik$%V=Uaffl41>vpjGocLlcMv1o(6<^A9D2oZ(2K3%wgZ)AVi=njv1!_;}(0 z=oPQx2+6XXi^;V1HOdMo2ut4W{C) zjL%7&hS3_|%5ZKX7yTH&fZ;@<0|msp8P2zyb6CJdRVXX}Hk{&_M_y;SrKoe}s|=bx z%6yIdQR$=1*V#vI;!BW|>2CtXap)uUO>jOU~&l;p!ndgxw z^I-%dnNQ)2@&9uO%DVmw8^0ewFPO+1qW3dR>dMCf>mc@nNWWBxLV<7!idX zU`8x^1z)Kbt~5+cGW&3`!zb=z3-TVsvP$u1?{g4gvYukI3z)UTFfju*y0RwTOJ!C_ zrkRrIWM+Dv4ZXrc?$PWpuMOu^SS^U6Xl8 zY40mX#H6-PWO~@5bl8p}k!nYg7v2Qz zxEr0p+f1(Pu_k+^jq?p4()T?}-{>sW6oY0CYQjPD2<&e*f_(+6QSTH_8u*5x{X?30y5HW zYra`Xzy`lZ$8Nypzf%&c5jZFEY)G&GW5JhM>U`9;E7q@AamLP_J6G)Fwrq3ft_QuX zcKr$`YkBnw*nF&*yS}y>Z?*6~Ml&6;?OouVxBd+LJM&_^-wDz_9I-pDUqOFb*tBhM zulUXK^8E|;PFt~Ja9gT@$^8*~gYeTwS7Z)Oj-1>LDfT0ef^Az$QBOzgjT^P3i_>sN z#0@F+a>TApWAHN!rpUa;!NzhcVBr$3)2)uZql8WKt8LZO{r_{PV<)z7DGxc}im*0L zk|*q47dEJQ(y?pjy&~!i;B0Da7-j1^ccfTny<|9VgbdD#6fItK?DNk&@I2X=~x>c1_*<=87^n1z%mZc5S7%y%J;V&#i5Sbx~d8 znx@L;iZu@yZ5l~usedtF1*ybMyM)r-9H zp6%Ovy7|41XO$9oehYMEt$lyI zWM)^hP`0(wdTYfU9=f5ukIvFkeao$^z@y?oMQJ7MPRI7J&T2dxY2~#I=xLniTY;i9 z$q5_(^sWUqH1Rg{5-X=uT8-_i9ehG^ZrwsISB~ z*eRJG1Q!Isg*sHau}#`w&tN|Xo(wiAyL@eZPghG{=fEyg3sxYgc1mM5lL{qrT-C2G zYeXym16z-kmt#8k23DM<-q2+@)c9fZDSs?U7o~1~7&7itV?E}q=!6%>0S+^7+smMp zneHuCp^+SFUoKF!;hhD8abt!JW@niZPt{Vl!K)hVmZX+0!@HxUYp~tgPFt#!d1c0f zKO9KPrhpZl#+#rSASqd-9lZ7mDkRaIEu4c~b!7-v)RvXCwqg%Z8GW+HU66%s&f~_H?L@Mkxabs;gH0Ie{0cj&y*44SK z+te5fc&N8I;Jx0)5{rCiBO6W&tbQ{z&|KQS2%UrG5BjMa?<|64F$e|gW3W61tK&j{ zojlDC1$$2}@#B`7uBRQZG@yUs)qV{0U?tYpHPn{Xgzhl3lHQhpA)`!xI*D7hzL(2wE92U%ia1#2*qt-Y_ar_J2x z=*2zU9D&tp$mlx|&60V$6?R%X!Zxmdw`n-0; z8e6vac41f9iuSIST}I!~roy4@yanoL!9DN)O#5O!5%cYE>yO=&wF^Jc{qzy`ROJ&i zKYau{-_pO5&L?Q^lt1}b()ncWo$~*+bUx90r~G_N;HS?#wtfDZ{(Lg%=O3Z{_{8v? z(l`H=^pW!aU3S#G>GJlp<*!nBj+RM1CoRFOFX81io#WUActnmhp_{OD23hI7TbGbY zw12C`rOFy9!KfGhIXe=Uw=R#A=B-^LrE&Swd)MP7mz!Iw<0Z>Y*6|X(M-U^Wb20RP z+rI|oD zICDS=?+pwiygUyfj5nYDQB!X078Yqd`QrHdCH`0sPu@&CIOg@qJ3M*AhzQI36Xf9) zkwtlU4J+kRUKWIf<=qH*-Wwq#`}(X_X6aVBHcSY{b*Ad zmbW}4Z#0<6NBvf&$(xA*G1C*Kd?aZD6_(cqdCX7!X#eHOYe|zw+o2@Vy@Px_&QFuq z6_STnc)q;dY4Um@kJnr8@Z`}Kd04*z$V-BW`oRRnm-o>$c?XXp?;~mQZVbtr5R&(` zG3L!Chwk*Jle~VkL~$fn!HjZ@czI%JbBNg$$J9wI>5yGhHcsTMI`?F z?n;yQ z{jrwyO-~5;ydeEQcwt0a9~^Iq9T&qqytI4L%Kg_`%i4`}mU{~RymIN2)60WsYYHaC zZU*%5(jH2acj{W~@dqBt<2A^WM~|&u9*X!FChcQu-J5@Y-bon7w*%Z3U};Ts;eI9g6To6QQDibS%bx#CY`ykiBXtFM&Un8Om-g zITLf$QwnLGJOopYaQuIU4~Ni@M>$ddUg2s`Bkd8M${(|eRlB6{$CNTapAV`0u7zsK z!8Wk{)zHK__$V}$Kf~H+l0+{X>EVNWh^O+$tsTn1wuSfNFgw~i)A~S4Os3>d_>CGK z3GAQjH2!Si@9<^t4kI|Y2SBR)QNmy2v!rUvJpxksc}EZ&4zB2_=^TZ@!94*|)5l18 zm|}YH3LYHXgFKagT$+BoLI;NfZ!xL-6VmvxID`)FVV=rAQTVyOn1ff?;NYI+sr-|K zf1b}`(n~}1D1^TdqWvHO4tA_hmB%Y)a5%W)rKV4n@^154cts2j2UoOI{%OL0p3gGP z4>90iHl*?w3x9B(@@9+4=D<^ZD*p*-@_EGy4o9vyVH%5C=y2r95JWgBUX!SwG0OEg z9NZy|0>Qax4z75?;mD2>VY(zB5OUy&;5s0u5AXH!F~2?@;-K8mr_tX?qn}KppHHJ- zN~7OSqvI@G50=Nd%%~*(@-aV7NK0RsMwh42HEDEH8hs&XMs7OI;&KKb)4%`$z9!`pYV>6ybcV4~||JaXAE?=im3$3q1}-vIywG{L9klHEHyQ zG`bfwRWR}HNyuJ4o*aP5n&!PPT4T`VPe9W4*XLjsIX8eMtE^ z$MdmX{D;z;g)X-KoRW_D9R6%;2Hed0kGuS*aY59v&*6f!W1qmKrG=lp1xYDS-QdM0 zNRh{FQlfbaCbUU550B){WqEmXS^diS^>}5{+aWKM=_H0yD~y8}DZqcBCMh9#OclYx zhMYn9^4h^XSYt5cb4H%XVOPx70m&+AU>Zc zH%}$irwtPtv76q-Eq#1V+BYEI`e?SQu9j_~mkkiaRPzZ+`a3A^p<__CRLr~!O^?KD zS`$@fy2N|YB7TLuw|#6QK5XPW9%&6mK!=c4sdBxCkJ5zTRa)`~oGFhX<--9qGEuvj zLGLS=&?xb~$>K{P^U|h7QZh+)A<3=2aH3y)=hfm>>1 zYAwz4(jd+Zbn}o?!gSNLrW-DV*+gu1!)rQ)!zL}S_W(4A4nH?di}jfKb119Y{0_^) z&En~#fvXj{wvgURthKBQi1_`shlt-RA0*aW)?LK2E$ef{2KX8zg8%EpM$7s(5f`dQ ziR;WhQd#F1zlT}p;_e>{VHR#~cnzgLld(kH;ua8dVO2rIEk1tQioWk6Laz=W`QeJl z%EAqMk_e^wJ2mTk^P4aW%wV-5xP|4qo3$AxHALt&gVwoKqBwziM;!cl$+-?kqRS^@u;e#vz` z6_+ZCA1BD|QhJx-`xI|byiM`5iehbme9tQ#kD2nuDNa|MtGHZojp8|qy^8Nve81xD zieFUxj^g8rKUJi)7Te`jMH>@>^eDwb#o3BW6)P2Kfk^&$DPE*_vEsWGuTZ2#7x_P` zc)KF){}}%@#cwG-qWGBNlZwAq{Db1FihoiZjmI98H%_rgajxPr#Z`)pip`2$ikB(= zlj2Q^w<~^LktUTa?;*t>DgI3Hw~B8oW@Bw4{{+Qi#kq>h73&l?DsEHkSG-K|pA>IW zyj}4NiU$-QQv8wP&lF!&{EK2{rqOS#Vp8!$#Zwg*D4wBsmSVl)xr$p9yA=l%FHwB2 z;s+EzqWE#eyA;2u_%+3EDL$h3nBtR)&nx~;@fF3l6k}PYp4miPqzjdvsklh7La|A4 z0}+pMXur&Uyi)N-#aoHESl+GleTt7MK1sx*mVa0Jh+-7iB+APs;?YW>(x)hv5T{vI zozk>rj?BRIMd?AsONl307JZ;l-mQwCB%WefUsU=b#UB!JQF~tLmlSD4&HS{iC!Ro@ zZ&?*eR}&Xn)&`|J6?ZCrQ1PFMi}Aii>4S=g6rUpEV)`qk>8p+9V~J|oC8?Zif14RALB|`tpiO}~mMCf~v2>tj>fqLaefzW3=5&B$3MERd0qFfYd zMOJD5f&i<~(jL&GNolDc^chfkClPwxsPxT5=y#9O_Y$G!6H5PtIK%vYV0mwlhTigf zf#utvp+BFsF?|UU_29EK(&rITp8=)i{%s-3SNdim>UWRQ_YzUhCzSpP5%u*RrFgrF z{x$!FC5x7x_P6>k{5I-?!}njf&?-Tp=<+E3;#OAze|QgwaHMoMIirzMiveOOFc~R@ zn($RcpJB_YjF-4&Re|5Sz|Y+7d#((8p@~1PlHsqW_~Sb9P^y2fT;F5XGyBI?Puh8S z|Ka`g7xv8lyz0W<(b&z>7JpiZFMno#j>l0-j!bZP9=0-OefMd%dQwO9to)rn++Wx` z7QW8Te8vr?pt(yw4(={q){^mZ!t=R!#41mvcc;*H3is&Zq5jdu2l{PzTyu+; z^=G`CqjDysQ1G}IN-IW9O!@GN_kUG>f$?Pb4bx|yPe$&98h`v`cvdXzJsG`tl8%L= zyKKatAn_+4zSxhC%qn<%s*I`Pmqt6!>@UKIIshMy3{RB!F&K3d5IX_+#`*c2SrZ@6 zlXSzIEBPkbp%E%$IF9%@a=Mx`G~#4D>ChA~bH}MNJ|C@FvB$?FCr2WDIrg#+vB&dM zVj{CLAJ3H-@mwcb8(s(X&G1tuWf~dBn-k&oiypFOoqE`rb;`42hY##BbMKk`W2LU) znTgtWjMiF(IsF+rV*Raegjyh6dCo1FpXs{HgD!KP9q;R6)&YN|kaZv*t<085s6Of3 zzD~lO-Y4&@6W25P7Tk@IPVb#IW~GBQs~q#w#L&MdV~YJ4diXRvnaYFfrSf<&oZW`U zRvxYeMvfQ5mBaAFg=gb_(9f_W(pbmD7h--eq4CgC|k2@cMv`l9e!dcD{#AiFdfSNhZ z=MX>2`2ytUI-?Ok+UbK*3FiUCol&M^+3`iynXz;eB`rvYua#Mua~mOAt}eY!IN zxt2LMBiC~050JmY`2_gSa1J8=Oow-g2Q7ymSbfuSK7)J@Sk6(1{g&nILE5)1XBybQ zV>vC*@IlLIMYe~~L6H5h<20MUmm=LjMnM-SWXZ;&;H$AMO)h6&e$&Gik$dQOo(Lg7jNv# zj9L6q#zbRF0kIM&7Foir+oRD8e&Gg(anC|(G@kJ=2JRAvA_V3YHNH`e@;tBC71V+(S7(5}0mzPoR1~)t*l8BBXA3PzFh>xNictRwR zle?w@uHK#zB9U81;;;~7M{P!Z;0bXm*a}8nM&hSJ6pot9rg%=+igL@UkmqL(6-Zhc zoPpWXnLg}PBRtxUE#^BphYwFI=NXEzVlAjd?DQ8*dU-L}om>pBxWmu2a-0u?HDSf* zq%F28j?_dvR=*9H*Mn-u8ssHr-U*NxTSwv1yc~wlqo7#cdgP96WRtm8>?O)Le-08x z!vh?js5w!TVL96|lx*i!1S1YN`f+gYi70nfpW&_h5_!Lhbjw)*t>G4d-%z>@beRTO z8|e1U;b)|lQ-`u_=K>6(i1PsmfvkQO-^?$$z}p=|XFHeSWH~k$JLe8aj99UUk?!{W z2ImAkysZO6-j&SwK2yVAL3#HYDjm(6%)+l_p|L#rb8HP4;&ZQO0U1{8r)VDc z#sr8&G-J_6C~qoLmT*j2dF2eRVA#$}Kz7DTh9h~%1y61=$gJ4Opfb+d4A%T#qE+MZ zBhORLM^U@@s|*?){Bh}74 zpR0ybE~8-)WZKR*AR*#>5NEVo4mdMg|49B1M2=XaOju4aN_7{&1=GDI(0&{ptJ=T! zw3)aW{Ia#YW&K42+=ht41+1YZYe{79wn^WIUUtOhw1S99bZ=-oHpdLyWm!e^c50V% zc+2}Md*6>KgC128%RZzhvnoTHf_GR&-)9k9B-4NtJP~S|Oj|TlkIA&fHZ|#(Jg~jj zvfFG=`Jy3C%*#c_wIXA!FXM8r;3+VwB$Hq8e9o$UlIcdtbcLU3Uuvd(L8i}x-~Knr zbdO}Z7n!EC;^ix1IqcvmZqj$zwDh z3Pt>ef`&p75pwJfBI5snCNG8@xe(yvv1x3HE9vOZ6gBQ$Z0--SJdJpP95;p{s@M)6 z2_mMR3`Mg(<<6k4BkfV1>Y~b-iG{cb7YJ{Uay;dVg|{(xgT2c$%--d3+g>w<-lsCB zVJ~xfF3k$>WVYW%T`H?5q=8hP7|D`SB=$x`xf_rsOyO)JF@m)Rd(%bT3$g-hLlssFBH zy>NA*Pca&CU|i@iLy?OZkEEQ(Y1?Jh9Vs4_zHHk&&)9Rte>gk;NS8|Pa@WaOzAchz*}ku=L$+PBKE(^xPZ6^X zZxI5X-`H@>wEhthF_MQT+x^>P;SI_OiGJI*&p)HKwstMuSFK-xe{(lVaPIoKok3ix ztE~sbPglo^6&)+C_$>Yobl{~%pziY#`vN3&tfqwD_;UW!Aj)HQ|5Na5l!qF}|nPp0ftusWqJKeF=t3aCzCpOaOOP z1AXl++fNH+rk|;8?S0J+o&7LoZ?09QJ{@VOtph}&+|FrT9Jwzo?S=KFP%c#~g+1x`dL z;@s+W^+tmC1r*9>F?DO38sLPZu4z^C>c-~E`Vw)@A}xIGxfQESp2iBWN*v2cbKi1~Ig3mI#+imRIOU>m z(K6b%fqpfW72+;|;~>R-0R)yD+uKWTMnY|MdD9Q+Gbr@L(@W23-&=(V@Py8J}hk1YDj~k4}m2Ml)tgQvJyYfLq0LK zxAb3VtsLyHk`>hNu~c72q4ryBB(b?ueH=*#guP9aG_PFO)Kq6a%u5;2q1IEyLNVGw zM%-Y1n^oJsy{B(iZA*8{w)XAq-2+B}pqb=jLNjf(=F+VxC5kl9_e6@{qmpL!62A(h zJw3mHgx(F+Y_+APB&M6sLPO0k-=vu}Cm3k5mNcE0t|I-^Vcz1~L93VJAy8gZY9x(X zrnpDKC!adJLk*-czVnaNX&DmDIfR0(w1ts%T;kQSB&8z$;)(As+qd`94@f=StcY*2 z#$EkQovjy|s!20>lhyAkc-;}tNm4*l!z!#5_~;ZZs>AhS2x_-vjHRln8*l1o)w<4= zag`g%lM-i>2oWuGgzFmLcuqN%Sd$#;E*)lmcX>l0tr4ZULaMRb%A{-7HDcE3(Dbhg z$Mz!>Tg&$K)&Z;=S~R*+n>y5$8Y3&2H)=$BXzh~LCGF{)?o3P=a1AgX`@(CAw?<22 zNdgx!%ManJZn!<{8|*!1M3z}nVI68gi|C9F@}XMZ+7et3;LA{o40V8xfWQ5gucCd+ z;5MtOu~x4L+Ed;K_s8|$l1z>?S02|p0tbV37>ka zn;X{Z#msmH;&npWI^@fVYq9pV494)F4_%mcs>7(1HHqDz10d|+DQIk68!)2CT5?)* zi4O9r8mcEvtXBXD^SUBFozf*t;-#<6hc67{K8v zAxW}w!Y!u^Z!fdC@3NZ8YU`UDUuV zXc|e|nHx0trNS7{(ZOcay3^ZKjWwb#v64Bh;9lcSNh4Ss$Zvz3>S*p9xRYO zeHs(ooauNDbvHU$+~-iAlv_G;d*5J0&{9OS3oT)x`79paqqv}BMbIm2m2uH=)nB446;zU7xWf=?(u_wv(|#^+R6HlK&7PREox z5TqTWFQ1zoFCU+!9WRZ~*TQY^_xqRff2kOUPvOK} z1z~xcA&>e{9zN&xD+-hw{8GdWWaqyVK;o z1bIm?Q69g7^5lIyP2R(ppuCoPhbQmWG=lU)dh%OgFnhk;E!d7hk${1q=@QUP|SkEcL(CXWGW)mQINiu_ysJ->J0qRS5WvK zfpWw5n56#|f8=L8eF1%4>7>wk__{bOZ;bWtN?#}GNKH41%WxUZ_0f6?N#TnfGiUcq|ZpBEYcsFd*dkMxO%6GsTdj8Y5O>45jl| zbZSi47f8x`f`Bdb>)%8k>qW$W&lx-eXk6b|UbU*3kM88_fu8QIo!iXAOi|2#4;4}< zct#ME&Nz88kQ$X*6Ec}6*r{CJZ-0y-^k3Fl>bs-bvXY=_>&QN)t>ewanA&cFmULW7 za4RG}O28_=)+++F|h*aYU}(M6SA#l@?YvV7a+JWjyZ%iMVAJJVOytLZb@=>lN8v!^_-)1SD)M&{ z)1Op)R`KVGzgB!n@pZ+&C~|K_=Fd?aqgbd&lNhGc|2A>1;v&TriWQ30iVceVO~iby ziXDpd)64iv6)#tmJxdXPgVMJt-l@1>@jk_aia${Nk>YcT^gqjT=wFs-jxDJ&Knq(z1s6X?aEbn&M9tUsilw@h^&bQNuq$akAnJ#l?!{igk(`6=~tb z@`e;ISG-E`1By2)eo9e%v{c}ltMo&P-&g#RB5k=Se^~Jq#Wxk-R&=qplW(Hp35q3( zD-^}I3;4vh3$Rn;2Nf?@{D9&uigzlCuNUO|n$nLb{#fw^#a9&HR*Yf6rGB)+Bhr?H zSfE&}I9KsB#bt_RimMcB6&n>dC~i^QuGmjZTGo4&-m7>Mu^7G^l)gvtF~uJfPlUgF zrQcM1n|Ly;`|z`k`cGCYCZ3AxgVLpnYZcE|Y$MLW7ph9XS8=c6Clo(ToCjYLNOE)MGRe*V`FN&m)e7&7jg{MBI;5DcwNC^;>+p zAV2LTc>V6sbTq#eIn&(lvtJ8HqaP8J{+dZVS$$8SKjb=%_AX^S+H*A#?Izb}w9k2@ z(H@(Ls6P+NjVhvAB0onlK|E1?Ism17lvl)fV3LS(XDEt3C?8SM?@&SXSg0uaK_3=P zy-JDD3sn~seW70sX`tv0<|fj>-CRGDx-O#~zCs#$Jxqi?&k#{K{c&>KT|k5q*AP+O z9YmCOKN0e2CPumFA}dm*^@DuT7qsYGta^YJJy2ek^7j%^?$t_POGNpfR{CFw(BomH zA00q5qep?4nn@%S3p0xe*m3iJoH?m>C1`G*L=U-GdHP+?{flAxaDEQlC+ppzgOUrGVM z-N4;nwmxqsZSj{7QH(0a6%&d{#ZtxHigibJ_ZkTZm6}ju_1mxi9m{gi_NvmAR&+?d`$oxQ&Pkk6qWIU1WhW?Or z@JaoEQa@mldI6D9$`QR$9`)Y+<=?`m0KA7p@~ZQy3ajdlJkcMoVu<~{tST~n!$mw7 z%J~_bt?9R1ME+$}iK>ZJr%fkc#;ZTM_-j=d8Q-vQ?EdnHA=6Hp5oaaI5s`CL&aRx7 zRV`~@RyEWfD_*wQDjwRLS$qI^6o1QFK;!Q~OQiTHaM_k<@z9n;@qsN!$KSG6q~q@Z z{*Ja{Y&R}zLk#{7;O}T##>++O|HGR(?^H%q%YcOcqcXf%37;gJcXl69fg}c`j%awF7l{J9R*eQb+F&Om|J&6W|hA5?cE+dvBL}9dbROGQTozn z{8Yx#6GiDuA5V#kO56=8ar8z}`qEV?ar8$q^mw?0Bw~6~VoDLyo)WVgF&n}$M|SsH z@Iw=lbHqYSMM})>R%_PMlo$&!b5deaJ49AOehck+EhTY<<;aG8eI9luu zJH^rANO5G?7LPk`z59pO8y%5~AMT1{&Y6C(7aSdY>)l6p-LmrSBV#}B`=I&q9?ZR+ zo0oD7_MhZ?EGn#8)-k5knl;Jya8y_|Br%?!pacDH4P{q1zA-;>bSU$z!`7IJTdqDZ z6s!fFZ=*4@o_IQ8Jl@D$H|1gONr`6@9I@*q#F2Wogg8RiNQfh|j3F73 zOC`jSSYqN@tyw3VIE1E|IE=4}CJv!I6IX7*$Ij5z99NNNu&$J!GFMTccj#r#PgT}o{Puvyda!Y^#+y?-ru67$ zul5(PY^i;#gjoAc5@PMwNr<&yD>XZQPeVGW>v@Zx13iF?=Pqdyw>o(3#)Gue{%1|YZ~LMP>kVWjPYX?=J8_q zJ2lFSA?|=5z-^sPUnaLpL~x4Ot_vn-C2!h`79$~I#}AT-#6AMbnTMQ_6YH4}$#{;e zn;|!{cnf2qF*LU2@NGk6$$-RUe3L)d0b=*!bw4HV`-GQ|Pi@QjEb0+!c-W+G$OM(S z2eq*>Z@}5kT!M2XvjsUI>(?M+%`X_nx zMdl=Au`PV0F0h;*kXU~=%USNe>oHJ?*O_lK)2##_OS!EKM-zNa z=5Av+p7=R3xEC^PGR$@ohcE=uqPq5B?&lZk7Y z_X>t*B>E{|+G}RwJjTDD@uwz!L>)fB@Vvyg7=InrT$mV-825UHmsojGHj$G{)*JE> z%%{`gc*YSvZ%q6G(HXBYXnG~%wND}#m0rnsoxS2FI6*VsxQS;-yAE;A^AM5o<}jp< z;m>&cW+Yk%@n`QFdohIB4=|!hA_hQ@dzq0xWzgAs=+g14Nfy`~49?z%FSW3`;ROo* zWRfnlCcFnJ_AC@-p0C^c4j^&-c4%wQwtvhD?Y;l9@#Rp%o?}Y|_uh7yHQ^5Au;a*U z9)sBXo@X{GEi1y(=t!mDHL6@BTz_PSee)rA;(7`%iZBfKA`@4WoE(t}vA1L5Ocpgc z!d8H5l0vvvnX1IaXcVfS7i9qj)s(ncg!h8k-uEF2uV!#@gk449XHc3)c2L?OMdU;d0;I?TXeh_o3G$PG$leRai>{Zev;nKAk8-%ynpb%CzM`8b>K2Jf zFz>#iErh$mJbW5&^HDtpn(#=MUkq8&V}j<2g=8^Tf$v5nJq3^Mr5yF+QJCuGV^Sb*&6pH-AVt33VTpJ&9Vm3>#O0`n zaV*P@)LRRN4)TP9%LEU;NaHcXfW^7VgVTryM?Vkojs?sY%8Vxl(`ilqe^QRTw6M;> z`2JtVAZkqcKhrS?EYdJ6|Bs!51P(v~ryyJVw~ycoq^GaFxpn(OI0nJZ0+upaI-Q$r zyQEr=^&3~{ac0TfxsfsORpGIH)3%*S%bgWpCBvQ+uOD|u?3J~MJ!78ph&6|vH|EZr zC#QMy=FVGz(0XV5S&TS-{27vH_*cwbUyUD_LD^SDk8w}3FKX{xamC=?J!_`-(YeSO zJTU|(lsGXIV<^T@216MPWzOS?p=^e-85+gVD27HeG@7A2hVmF1!_XLp#xXRGp$QC4 zU}z#k6B(Ms&?JT?Gc>skr>X98oRf2Kn!*qkw@9>*rvjeF^E8&He4Y|KK};N^R`9oP|QaVvpyx}&SQAK z=<~>TS}Df8^d2D=-(o9;-KyX!MLl?!=oWbN=-k%b(pA5Nn{pX?twbkYi+rQUb-S<{dv8GWx zfM{)6dc|&8YV4cZN*X+GG!6E3m-Y1wVoR{Wz83mika{&#vSuMq9U)_D$!h#!umSZe zvb0^tq@YwcF=?%+^>1tIYwz#JM`eS(+#$?l5$7H$g5}FKse;(emceVx+I7kD7g4mMoY*|NP|a?E@Wy+qVE)dk0sv;-kOzowK(u1icm8j}6Rj+0wb9AKSTY?PU~L zw)XB=IJ>`hc3a7!&@hv*Ge-#kTIjr3h}_I@pa7($hV=zg@5&arE!u(^@lW z5UH4NJRc02Rd9mQjiJ+z4+mNAR4+E__b1igfH&4mrcgI=E3$Jt+Xgz)9NJVGPccEW z(npB#XXHDl2@>H7fVSAH)z^a=5wxy0N}B=Tn_Ei0kR`IHQ)YU5bx&7Y(AlPD@IYi( zT3az5WW?$hg*3U8BvzxQWuU#gb(iHkGidFA^}Hmnt!rp(D62Iym(7|wz3I)xNEFqi z-NPPzFe`OmzTh&!b?TvPAG|CC$;c3<(xJOh$KI!(Oy=ay54r3 zgyA;jm!f_H1T#gV_<`oJ3zqR2alDfKKJtA5i70KqaLYku@#%oJ;i8AdL9`C}py>6h zp$*VW=~zq4`ulrYJI#ucE?!wBYvA`u$lCU{&cW@?W&!Xkt>dP4aHmzLUWATyvm@Nn z7Sc(g>P|V2(q`2h}9mJP|dXwRzY8t=1rn;ijEFG5kEeh8v7<5{ z*R=W`IPK~j*foNq1>Dk_uA%#u|2cO41>WyJ;6eO(Hua-$KV1|`7KUF?|#`@`M&mYdupSOPc2>t;0vo}3GTsQt44%_F4)A*Cv z%gcI))A$(Xcxiu6zQ5leKzQx*2Jo?l^~MsvM;vFRTcFD@mq9Db{D{dTrkJTXV$$)& z1-Cxw1^F}EnuD8)fjQxtVO5v;o}MRlg*bkyxyp}}?%i)5FD;bwAIK`7)Mu4w;|3u@Gw;ld4!9Qr{5C@ACwex z^7vMP%nZeUVZQk$p5@>{t2_XsUYqd8a=m)-JMd3?$}1m0zSn28S1w;man14$uiQ37 zgv;H$z|41+%ks!ayb6C|dDlUn_vj5t{sX!z5Dv@R33=xsj`FgUkMcf&zp%U`C};-a zyo2TP_$dCu@(zXc%R!o_-~9-OgH9Mr20grTli&-NI}hcupIC0#CVyp`yv>ludU}T^?~F8gOG5G{ zfZ40ZmNa?2$I*{=6Jh;IL-P2j*pv63GYlBg>CZrP89$BgL@hNvp1;_ z>!sbCCa)gyW_}2JfD8dVVHI47r==`0`pohoz6$HZVvU7=< z`z$w!Kd)WBpC+$mjNwypzD|#%$s2~egJ7b(>G<>H{VYx1BapY33zZ&7mg8`myxW#q z)@Gzo-VFSC@?KPV^AN{l13GmH=7@Jt9{*lT*XIeZDbpD+Nn^k zchrDyXDEXD@fZ!ha65Ce=!1x7Jx<1-R}XZjf9*if`ZgLZiM-z7i6(}kt+5cq7tef| z3o~?)$9csvQ4jz4HX4X+A(A%ZsQsrrNliloQodas!QapAA`Be=2!2W`w# z^~EF)9kdZoP0tZ|NuS4S4HMzuN|MUYD@$-VSTR%66C$t6XJO9=hl7|`b-Uzpp$7dCRONgQtlj>|3qnzpcPLJaWg%gJ}E7IrqzuY8-EA!mybKJT|n=k z-0M67NcvN0^q11;uY#sL{;tc%`1o#G`txb@ku*BS%zCiAacMNait-Mo&rPFCK{Kis zfBDe3J}sTsS4KT5>G@W7TKb+e`c~!VNXy6gkv&HcX4$j}|4vH!MC&P~O*;DD7(j@< zcKG*?|I5xdtq%S8GK^_I<3f@03oR_o`!!|aB$@sV%T})}sc-M=?CmJ;>S?`@p426} ze&zhMX!&_p0S}>g+PJ+PkAim{^R!R}E=bE6eh#Dp!cihI96=?dH1nuP(t{tD65{i- zDwt5ya64Q}J~I*q^Oy^&hEw^RP*V9&a7}mb-~gYP;@MpgTQ@imiZ+>3e{iP9nIDTm ztoP$GHO6qsePkAFV%Yb@0>z}_OvQPMxaAPOQbk@Hn2*8)g{8<`Zr4dQRxQE1*UHxB35`1`DXO)s4r=O6oOl{fA)piN#(r#EP zSCg;O+#hCvzL|8D+AM(&RkE^B87T*tPP<5_%@gAz=mg%w5P20Kay7?mNm;`qa8JQ< z8P9taB2*THih?Lwuu<_m#dgID6fag}|4`1AiZ>{-9*nQyUIX++O7B&?Q}Hv3UsU`z#jh(quE@2GW(mjepidQM#p!jh`*{2%${!Qs`DL$$AyyEW^ z-&Bm@ewpQpO*Bw!pn=@RkMXAwl z23Qf85+;afS5#TrGf70d$-02{feO+dONgj%DG~KqO@!X{MCf%M5&CQ(|dlPA(%ugu&e$FE(D?SIHr|W=*eiMn%Zz0DE^g5de zJqC%;qXuox^4~>7xxGY`^Ijt4OTFi7y-|+T2ei}&<%xcvML(3=OT9o35K;bhO5aF? z9$!%U9wPKPr1TR+==GA)M~Kib#|A=Pf(SilDt#&u`c^2tnh3o&D=q6S+oz>_PGI>8 z+t!8iOG-{#xOnmLY+siwoj)(ho?=`R~yTq zcrq^57O=YLKL9(TW&PL}9Q%16z<%BFU@z~Bu+umG4qSwtzAsuf+3fwUmQTq@ska|` zcGc0|8LO>nNwJ5c<34$AMJai!^j-!IJ`fq z+($1l^)k7R=TYRC)Ed?#ow+jTzc+(AafCTHn!29Nk^M3h|_Dw1@rp zN>B;0_;jic^c}e5aOUCtv^^`l=z!+%EYKLcL1MY%`B29#7Y%jXx+^{_0!ytptWJkI zCPCv<4&|w|jWLn4d8nhPBj1a2Dt_ZcAYEd|c(HakcC5x8jvwCd#g7^Gq#m|LkP4kW zPNPNS&^Xws+QVbSTJ`AWyy0b?&+I>nejHQ5(PZr13afT?9PP-ic;=#`9kADfPPgtV ztUB6p%gX2y@PqZfHQd}kb5gn0(5t3wNcH?KNxm?<1> z8HeUpZ$wJnq1nKjS5-?2EwnNYom_n@QdS;133&6WGbDu;TN#I@S06^oX@`=)n^%=c z3N5%Y4i!~T>a=FfJX8q0dDRR_NlMDN>WxU5bZ89l=2a6UrBqTzSKo@1+(V;)H?PV< z3U>x~pUJE~jQGf*4B*YH!nLwy?R{LWRCR2=7vm{Xm0k7LMF&u8S7*Y3T^SlO+@^hY zq7}!Vb;HX1Lt}Ave!_Fcp~B%Yz)^?taUOkW%y4D0NLn{Byi!Bi!==d{iE|Okl#o4K zR%{J(Y9% zQ0q&VIixpY#F8$@+#r3+uA!kZ

    QWv~DKPv_rs-jiV0l&kN!^HfA5*pC6_%4#$LO z>_2ZE-al4j62p|iQ5}|Xc>hK_MG7?H=snQS(R-kut6=W%SBH)cjj6y09@>TRdU%&- zvuReqw}yh5cQ z&!YC1L?niL%2U5eui_5u%i5V?i5w>Y{y?f7AF#$i|cyy(_}jFT}+5%Tmk9Pw-~dymofN!6}Ms0)wt(! zmb_PDGIGJ=#AAHd;lQTJM7|6~Ab1C|#-2jhj(uhrIbCi9-RHiD`~z+y&Vz0?Vs^N+ zSQ>JFj+@d;-D!w_k4uxd%iIq`s^#8>lkKiY4I^#`%W?mWs=7DAPA2Bwf~O6xdoRKn zE0{k>IFEC8B7VHfE!8Ku+^D_4%|+gcZWrVix_nPF$-NFb6uF-R=VW&hYBa^Y z26?Bt(-4z%Tab5}dnPoW?v4h3v3mm~%y73r+6nI4kaMEj3kfH=e?aLoT|R$2*~O}A zo#L(q|15Vl!l$~QM|ie-KT_woC!mzME8ELh%RB5d+|MI?rn?HYIB2=Q zKmp%`{TuQI80Ew>SU{sYS$LfT`NI}M@_S?<$_d>lPI5g0w?bV!NvcXxDA zBZI?GHd@xs;9>AbSMu3M25uN&Pl^-APv%XCvaJjbx{McjdJU&6JNBksg=F_RBwOys z5NBK2+z=fJ^N^4;Gxmh@90H?$$H*rg+IL!`4&W4fN{HwvT)C{+PlSl0Dj=Q~A}5!o zr?F>*NaWJ=GmC`flT8o+XIW#d@UZdAfO{SPL+{1m1?iqhilvluNo?gL;=SkbZQ zcz4xkq+%2K`fgy}0BYzqu*IxAewpO1qwr|nD~vynf?|1>vY?I9WL9)BWt`6k0i*4V zmA3$0K6QcJCpyn|3ou9`E`9YmFwjNIWUSg{c@uVgqv*Jf6H6Ddw^zT=#s$WVl~L zYTU|iX0`42pA8XXI;Dad3zLtf+Bx9ft`+`e>W7@h}E&Do#-Ml_zwfBAo zszIwY=r;R$Y7)DX9cAARILF)ghSdIy6DZ%6n}hNELz zwr+>@;U16FbMZwW*RM-AjHuc!(4{;v%G*08K3A3pbO|RwmxVBeU_#<~Q{~eP5i!5U`G>hEDHiv0x!5JKo zcNsk|oYHAUKCL=ilOLj(-!k_+$^EjQ`?n_dfXV$^lcT?2KV@oKmo@c%DjMM!kq0vN zz7tUGBzhc?4~mKxPeVUi5y$=}Yq7W2nz{q*k-Sizv%EZcULI?DKg*e6bA<9Z3xD>$ zE5JBSYBR$&3iT9k??GWFDtWOrJ(n6)_!-Y*hweMVjGL%Oh0Sne@1|mGpJPR;gfX(W zr??-~DizaOymhM;X;5m*j0c#d%RT{0pa+W4g8fRgVVrP~pRkj{uaZi=A-Yb*L@4fr z&})3%PW&x~aDo|M!a76r0B8``X^hqGJ!#iIMcQ_2p7yIrse-9HSl~Y^F^Kl#RGj_- z)9&{rUn`P7=t;g`CAS&LUsuW6``=Ju+bQ{=65Uo&D}_AxaR@Qy!(*e<&{Rd2ql)%J zL3ErW^FeUwQdo3^ZLsw#e!i13(f?VWa%Um;JDDAW%Ly!yqhSl=SQKWvVo5AUz^-Rs zoMFt7XlKhRI7X za>jZ#%Hzh_v>G0d$BLF`Qk?CX6yLORA`|g#o@d|8$B(olj>CW&qDU47=F4e@!=6d8 zFAwI%oXYO3G=;Tc;13lO?y>-(--(Y+Hz+hWvPjYKd zUlRM9C&8XPZBEIYl1-ondV0G08JMj(X1Bv^jKy>fwzY5C-qPBEjoklhOZhtt2Fq(3 z*EDXbfF)dO`=-Vw{I6XwziQ#motxGejsFf=jRS4wgNWveKA1)JN!$J%{UNG&#mXCl z4t6PD9kg=zA7e|6g%{R#cx(XMXN(BnP#Pp|5PY&3_m`cB!+IXXseLu#ws-c^sv05l zeTpe`WUJ~Q*!Ey`btDrb&a0um#>G3bY~6iq&LzEx*D(5 z!Yp^%_Jtcu*4CbB!5Vi3PlG(+)c^l`})K=GS+*p0Z6<2)XiW{oWq+PaY!267Tq~D8^lXMr< zq-%Oz%&wV##r*Zv8>%Y9q?%7%tI?D)F234wL>P2`>*=9av=?`z{(W$+I>uerRo z!ZN$f>t3<4->_`+fbz^Pvbqm_V4qokPKDXRHMF0s?i;Okq#`AC*W%_XY-J7;Xv?!E zmM@EZTg~IxNTOyiNUNz?Syob^m)xOc*2#Pj6*>GM;H#XE(q7l}b%`>D9QX$yS3c(M))JibaA-cUg z_fcJ; zi<&FSbf4gW7hjsu2DW#grM11PvkNV6aWit=@L0D64@#?tHEg4*FAct~z8P5JZQiaX zogs5`Sf+>e1~+XOwhRqa!6$KS4J*`?x)nHcjb!-=JAX8)*)X-A`Mj-+Rh>{wxKk?D zmDO0r?7g<7yJcJZcI*jlhLxF-TESxtQ$>BRw*t-O8$JvYGjxr8rf$VtSzp2po{e<1 z@Z^Z9t!!*8TUBX^(Ocs=9P5T>1cTpDgUmNf{>Cpl`XI5Sxd~&}><#S=TQjE18rC#5 zlr^oXTiaYy*9cYob&3Npv>!ZcmtvmUSieT+NvI_?CT$yUUgFc%O>P3dqZ0ZC$+SG*rZnqXlhv1TwYfzh3K#i zdWJJ}jU~;JvNC#0qVH)zWXpnLaehe-DO?Bmu`564ep79DwCbqyJI5O+p~h1MWhZqV zlA;&aeYTf3)6p?14Sk?Z7ZRf}vX*(>E^P5Z% zWmi&UMuyr`u6Olijg4#0!B*t{ND6VF#L#~0YrOes_3fA$dLOBX&8A25XmR{q`{h%PZ@f%GQ=wHdn2w z!5w7kSVBEG!TpIAnhm-n{Udu%kpZU*owTXBrK_v324uBB=jw3etT<*3KBn!OdDA7n zO=?W1cpcXOM=`hq){Aml7jR_3e~$PG3bnpm)zwjo=lUUZ1wW>6Yin1_wth3^>+k-{Ar*8zcyv5&CBjx54BfUg_mo%81Wfgim85)$jhy@CHH#$KKnmhfL zQ|@0HF$J_|@bk&18oYaY?Y!V-6r)4O4jV^H4y{f)UjA_%UEq-zo>^OONQBCC~<-(EHJ;^x&8>Bxe`O)2%f467WZ0xPkvmn6^cX6YMXtcc{jGo=yoj6B( z6~O@n6Q({^X%x4LU^`rRKPgkmcQ6>8wzyC`o>dHGp{?7A&hYMJyA@0+mH3+!Y6FkA zRIhxvpezxnbF8^8lQHY1=FvGw-YwI#;ip@3@r7lXj*|Qc_cvsg=CLo7$&n zOAxF!wc&q`;u?(=I@qu*m|^(gF~qEggo=8Uk&eI*AMW<5HwrpMdl-sN$=z7;mD3v! z-epvFH|KKEp6BC4xLIF1x!%{{fls(8^`3;872ud3hNT|U--};puM>QkJ=R^Jy}rO6 z?YKQo$P3G575ErGCr{tc;1R}4y)IV*y54%Y!+2LB-WK>VANa!k%A`g93ZY3idYP0cCsa_BOy?41bp25d7TU-wO8H z@WF~}6`eeNZx-xr4a#q5U~gZPKZAR{u^f&yZcKV)?Hq@|f6OV_^EOO+c0U&Ejm1P3 z_CK6FeO$K~-p?~&FNPBHdpLfc-*3qtyo@%$-Zo67aAMj?(+l=`VQ(dLX^#_a+#bLE zdKiXV(}cBC@N;t6Z%S*jo;J zZ$XLnj>6CFC38DHG-mc5i2PD0a(mn~KTO}^)}(HyJ+?t^kEc*DjMrs%Vr|#+toTHf z@%KPMZxJ$iwJS-7dXGR4k7AdLxEAd=XQW5=S=n>ZiO}0h10v57clQtTu@m|5a`_T; zJs+$K5pPO|9*whE5Z1{}69ez4a~$%HXXz{OKNUaPYs8OnhW1vS5JfM!5y%23xQs&o zPhw9M+{yvf+WKsIFr8(4s^sIF!^@Z^Dvg6?!OrCi*MAOB@KpdHqiQuZDh0n*gPr3&OZ@3ENOfUN^ z39(0zQ57wEKK#C>zdBV3ZhZJv(PHQI*@9anF^!oGoNV+;b%_|GdTb_f&-~U`E`7C9nU5XfedRA9xQ`tk(>OsEQUU zuRp}>x4VM1U@3$099qyHnhD{mqPLy5H>@B(ydckOSFOg+f>f2tf8DW zV@6e+ipu+m^+7_caWbk#MgEJK5UwhoqFVwV+PR~^-&f$DEbz}1_!q(RdaS{(3HS4B z1^L^O_m~{l1IpCr^W22{`5^IAjsIN4{vhSe#_u0Z&hZCC-x1Hg8ux7BtXuq9U#kiC z*Nx&iR?&p(d%O7C&EBx+QSs~xH1X;svvZo;qi|fo-8Q0-?&?x9l#q?;jxA)L+oN;8aqelSPri^Nel}Sm*;>U$M@=*R`c{aHTfubW zn@B!Fe=pB`X=F-XtMCo1Y;+({G(8Ta5 z;@bQoKM?-hV}xx?!)aLUL!6Y%%I4lAv&o;%`vlm^3G+a7)(<11YPN7d+HaT=MHA$I zme9gOzC!$JAlLqzy~zbTXGBpfxud0T|749n;~NBd19?#{P54L9t5k+LY z)|T`iCxpoOR^i#g^Mtd6bA{c)Ug0&uWx|_;w+e3)t`)8qJ}7)dxKa3P;cta62wxKZ zQTVFx4WV6E+ z4x*hl;ap*-aDlK_c%^WOaH(*)@MhsEA?teDUnk_dG5Pz2+@F&C2H_LJO~Pk|n}xPF z4)nK)e@*z7@E^htg_TNTzg}o-HV~dC1~T45gt2g>aFp;^;dtT6!b!rZLfcaZ_UsTQ z;7s|?7S0oP2`>{~DZEC=cR{Ah_TB;V9gX~L!ga!Xgm&&db-PAmn6VhU+KX zSBM$^=08ekC-^~clK5%D3xu{O3*_Gy-zQulyiNEkp{=5VJ`Z2C>neO%_-EnkLas)p z-h0A-39G1x>Ca>Ch+M8mJV$7I_<)}$e!g&_@aMwEgjIi(e#MN<21-ek}fR;VZ%&#IabvjE0`}PA8&~yg~d=h`82k#jhtKjZcbyj);E6 zX7RXOQDuDc9>eQ*FnL_Bn277sLPYtq-;wThgmRof9_7|bM0rgkqI_l$k3_pdME*O7 z$Y&Q3`RXMi{fmi6H;M7$@iIhGEq?1KARUe5k&eMaOCQp6D0yH^9Fn}F5G}n(AELJF zZRtij5v8SfJQ3+d7sGG@5$T>JwEQ6bXOah6zF_P;@<7WU@-ve>u#Jd(wF@o3h^&)5 z(DIFZ_K+u5fXMH4MC5N35&5&d)sUZe$s-^8u)ah-h7yNkeLE59KAVX2E+Zm+4-t_r zuIFcZ-XJ19<4~ZC{}LkN9nAPo(e*|ARxaS7V(BAOq( zy+ow*De;?#NbffBuM&~&TDHruS5HLxtseuvg*@^xNpkD2j6!*e?;s*yOT_mPk-s(K z*AbD4jpCmoBEPe`yXP$E$+n5w+a6J4$9(zN*l6#2M77l;Q}|57vf~|h2;O~hFb(31 z=gz`1pZ0j(rMBKD9?>1+NGMErpA(Nrd^PV8l7{~x%&2%)d;2_2QJvLkCbZwm&bD8) zUC~x;eIF;Zf6w-6`e=LfC{xEhr7HI%@)O!l=!kC0YcUV(JK{D0)z-|#|C$*8P=-0e z5pJk9xE}_m!r>%t+vTvP{xTML#rDF$ncH8bsr%@4+&7_Jsjah)Vr~E7^sBFYgWAs*MOVgS#$9c zII%Ew0AD|9F2;QWu4@2q2A6e4_1uM`7WY_EOVq65_pl`VqFnezx$u&84&c)Hn#GA` zN7S$qY~3CGZl%4w91yFOnz&u^D>Z$wW51CR&t>%$n(5-c;=02D`2~*+yR7MJMp{sD zfNJeO|HX1q7E&xG^k0EIRifGaUt9wh&aM96t~C2UUC)*-B2$%eQG{aJW%(FNKV3eC zDp!Z)*L4wD4T-6_Nts;8v-5NYVs1unR=zp!l(E^s_Rlm~EG#Le*d*|hI;w*RMhO5i}$B;kBO_Q{-LIQBIEjI~cHk0%c7&yL;4nSZvR zct%rN;Mue!_e!q+XY-Iy#O%7DPBKdRFJb_w*NoT<(w(#@NguH{5!rvM#o%IJntFVP zAl-#uOozzz7|#Ir1WrI}-3a6*XODn-OxGFsh4waq=Y8Vj_9nw4v^OoV*B>&scM;sQ z=kyjF#|Iwnyb%7Oy*Aj}2|uQf{%&tR+#Uwbh+C-i(IIl#55c>eA|62BA{~Ou*x3o= zov~jMC*$R_>#zc>-IY z5JVHT;Nnm7KtQIC^a6fiK2`_i!trO%2Zp)RX9LcN8?J1pL*#K0QDiA~;bN_ZC&#e) zm6i4y@nf9+tic&I;v$TuL*(|HcMSbMiFpEe)ep!^CGo1_3B>1sfa>fULRObspFNfH z?3BEIf76ds4L*SxRdXfJ^1#byKs*~IB%XZ|63;pbiD#KGKbddwyLXZ2TT4bf%Y6+TVk3#2zIQP%>r=5td%X=e1z1`i#}kYh1;eYS5^ zv3T6hQ3cs#&MQs&76PIE?~1RY&@4Z~p+bKDrN8AHHxJ90_E|46Jc&H- hOd{I?`dj$`Iq#4Dd{3nRV9N2&!o#2K3;FR1_a9^HClmkx literal 0 HcmV?d00001 diff --git a/libs/libarm_cortexM4l_math.a b/libs/libarm_cortexM4l_math.a new file mode 100644 index 0000000000000000000000000000000000000000..a0185eaa9208381cddcc8f8aef4affd134bc8aef GIT binary patch literal 3049684 zcmc$`d3;<|`9FTLPnIUPStt8sX)@W`bWhvlp6SYTWxCOHPuiwU_cTr0>6%dyM-&`n zF(OJ(#Hc6%Q6e<=4ErGc;3z6lS%RQMM2(0T0r59a^1LULrF{SV@p^^MoO{o`=iYnn zbDrnDOhIj9>)vKPZiZ#-e=}##n>By#oa%WCESBowO`-p{Smw{1JJMijh!Y}gkr0)) z{r~nC-u;vaf5t1q`+Oq&ul*t-?0ylEcD;xw?-3F5E)lV1MDs9L9pT7OwY9c~a&HzbItI|HA8_>_oxqF6-zCRIfJC9v zUoT?t*U>CY4>XI|70n`UXM>14+d2BzZ4+_$d*faaAGoggvirr9rIjLaXP3~iZUvmbgiz&FmIw ztBOV1!8Ic73-^n(`x8Xk|CvSFUphp3%8*DexJ#tZu!;2ADzm@eO z^a}G6&BFZ4Az}W{5s|sbD>7Yfk@@sxk@=e|BJ-{HMCN~%iLAJKktIDMtNAvOb?z7`U_5LQ2y`o-ZUw1@g?{|sp(}BMqT156M`$SIC4v|xMLFCN6OXS$^6*-^k5IMJ8 z5jpn;+8_R+$a(61k@HTQ$esO^$aQy#-0xXL?rZOf+;{s$UepzlXTDeDt*8`vXH!Mq zgFPbeZHLGY+b8my9v1lzw2A!xXu`78BP_i_6eQgy3bs8g3ch?n6x>@W3Qbo;;qnGi zxb0<8`1BP~6y+2}bq-NpPb;`u zgH%zT;TPqVfq$1gEXuc;MER+1QT~M;qWrso&rkkJl>hEMQ9g99sK`nc6?3aah20`5 zc3cq^r=JoPce+KzBiD&h{_B1ipma`sQh7# zsC>LbRK9pcRQ|PFR3&~^^2-EKN3~{9uU(L zZWGfho5l3a9b)?Fd)v+&+_&#Y)6(Nj`**kQ-`}=-PW6I$VnXYz>NzzNTW40!nlrI= z?#x*e8)wa()qAlN@sPEYa9{bjiWC4Na$49^2RC+|;<|NYn68CutuZ>?G~O z!=0p^20TeK4SAAg8uTR1fniV5I{Cn74j*_!)82zE!xyrC_Dt#=(lB#w=q+47?rUK8 z&?hwEkxh776CTv~XEgrtjDIrY9!lV{LI*H%JtL22_=4zacAuC%b9dYE-6sNr5B)kn z^xOU;#~a&58fMNN-h1R$P_N;yy!XhrkiF-R*?Hs}PBi>&bl>4mp}UVZaF5Z3k<;xz zc;pBTe|TUcU$E!!mXN*nk38YsdyluA4R#s%!d*tbjC2|Pj4r1eTZ27@KXV8AjD1eF z?F;TR{F(Qm&)BE+=*i$d!=HH{`iy;Aj-P27JsW@H{rKC+2uHr4+tGu^f`=ad%w2{* zk944q!QGo0L-rs3f)2x9xCea>c4>5uo`F821AXTG10S*b$-vq69v{74e8={dgZp;3 zHl1v03m!D21=kzgC$!hWV+Y4}8fggWGu(hKCtHpL_8*Rzm?+$IkfJEsCfi|nJ0Evs zJAWB-fY2SrjBU8fn8A&x`NEen{AJ9ggtSc9XUy^NrL}S2L1)eGJ*V2*np*cCIUAf8 z!yD#=YzRI8>Jhr(;IY$9ttXp;L)=S`gS%g~6K3Uv(*%#k;~#UhN!rF-e(26)9_WM( zW3E5+YOcBg1H%rXheX@()y%ruO$*(Cqu~aP9&J|eMov5$U;l&+!J|#ML4l)9(sq@b zHfv;ZU$w_oFY~G!Ffi;8dYKd3YWAF+6`X*hy9S!)jBQ5OJqO!bn`rhm9@))rP-xR+ zyWxh1?uQFL+SsN*$y0lRk1hB;qz7#uv;W@4BcpH3aF3Ce z&_2U0p}mftIx-pvsnbY9NT1<`;V^~k4DL44I$>YFZM56?hc(g`62wOvLJl)LmqJI` zxNmfYr5?lILpsoR?0+O=r5*mv`_boP$4640;hbT#Vf-Fr=5lbiF>n9a*3fegpChzk z!qFxiXt*J?3qBt_*t+{jV_Vz7y`xWdOdF3pv~A4kCT_S|kI7Dnw*7%&oNQ?fjmV)* ze8|wIk)$A`Wz481v`;+3$o`WbW|CorHes65S@0STe;z&B_eZeG2Fn>f@#7we z`Vt&4eZc?%p94{#?Oy>iBpaHcJFOGxwmm&)9!uyXKfnI`zf=ZY=^6Mo*8@q z6S@U9@ne`|)0o%gs@wk`{Xbz;WA4)=#~*XoCfgoNxp21vcWP!J5p&L)Gsz`~Y#eiC zdylppagL-itxch`b$mM}?6`JZVaRbtJ_e`#Xb0Xf@kk>Z#vQ8h!0wZQOKWW!O=$Qe zpJm&1d=CKC}y!VHK4`k#_BTZvE z4>zIX$rG)C5XXSc$QRz30D|BK`W(`Z-l2fP@MoMT05o8q(3E-jGmb;4^hi_*&6-a( z9}GbO_#3*6Y~xO2QtQAAOo=vj9QhWyBZhN)|Nc;r17Eo#zK-4I|xy-*MK^3_UbEAO1YjCp1ZK z+%sAb4S(kI41ea`1G~`C#f1=4y7&0eqsNc!ZX-1M%7-kH%1@X>tEo1i@#WJzmC|Egr=ESzqlaB5;AG-l93yg4lQ{Z-> zDFiVa-7lnZ^c16w^f3*P1tYT z1#k=w-Hk)>_@4srySQd*^x)u#vXLIEu?QK$PscC zW12^g5ZXNcj1#wgLcgnwAf%aU+ELsD4JjM-f%%-s?3f(l>ASZ7BfAs%^QBBx1 z0;q(}gpnbPKgBStGGVuIheNRyx*rOx(6%6mG43XfwvRo1uzj-IGj8K2^&B_cV9&|M zJ#OPw4jXdBQGg@lszMq^j}X!rd=W<5xM0Wq8ngq*CLPIeDvml<~K5vRy_K zm`SzWv5nK^Gx&D>eEcSBtJ@--{M!omdp3lml``b~&6XTxbz)STfRtYWH2 zv*wUy5n-| ze)02md1ZZ3-5;KBm+yC!)m?eEUB>j!sQc2B?ee3Nd3EKgUHZI`z^yrk~! z9|w;2p}j8Y!FKt;;%n=s+}|z}-J9#)xUXHVd0~6qE%&s`=F~lP=DXVEo^8!_&N~9v z)p@M$K~KB<^B>#lp184HwpE<3`~LOq@<@-X?&zg<8Tb3o)R~;^^0xopP)Ibu07RWyS6H*S(qEE?qx)psqf# zT|V~GLv{B?waecP{kZPAk1okqGJjh4>_0EbCl_9>`}*6LO zOY-wO`|9d$xg_Ub{C(XQZnz|$y6e@t2hU%U(=WeX*WGeSp8oxtb?&B1^3D(5s;k)+ z_&4(}b&szLwAcKtu4rjszb*f$+cp1^^qzXJuC?Nlti0{tb-VH}$&(L#P*TzCKVq71)1LVvLTqI{w#N`L6Zi}Kh*(fSvkxhSI+n{?Yx zFUlK!9;;vZ{zduEo$-40H!jLm?&6*8C$x3|H6y1?u87!ui~QY-=3+zl5ggQ) z0Km7Rx`IGM#>d&bQ@&`4=dhY`l%3LSMM^f^59LN?*3-g8Zg7L$@xvAfLOd zTK{9&1^FxMEd8AMf_&=X+4`TOFUSttTz%%h&P&IYdHTjT&dYbU)aYw}ab6yIV}Wi_ z=jG3jEz@(vPhX=OspqBHu~JVAJ1?*O-70s{yM=fAK)fBbXjWLVlJJ^bW3S^tgAdd{wM@=K*#bZzB1 zd2e^U{>tog@+%9r>DT9-lZT$zu1Ch6lUb{G>bw4VR(8F(OTXonvod8zgZ}kr&&nNd zHtL^w@T~mIk-hrTubq`Qythw(`TDbR|Aqbfx?^W$VPvy@=a#eb(Jvg-y|%M*M#^Db zm7SICcOKC@lF!QT7aY@9edv@Absg7#^M+I2Hsgf8=!#RW|4FNU{$ZyasBP14y~`=L zJ$XvM;d-aMZ{-<%!x5*v@^hy?w9zS_-+WF#v&bp${r!3U7llrFUE@VPGR`Sq|I;O1 z`^OnsIM1d3`=v9|JLJ+IG0wlxV+e!af1{*3(I zQ`hUY`WgAc4WHFBiqFW`>^JCFV$aCm#eGiS{`b@J@hhLxpZe8ldF#z?J?7EV(&6~L zUVQgyIW+Y~J^T98^2Qf$)Zb}7En{x~g8r4Yr{%HhzNlxNx9$3}{#VB- zIXC}SJ$KG2sb0HPFU>e5XLjDE$A8c!Z)&(*f9~Zr`Af?k`X1FL#p`$IzrLqUX58}? zz3}=rncmo;uiW1zKel{TUu|!bFZ6#^FD-AAH+0^qzY^ajOB=qXAN%V``9S_%`fp!2 zDJ`$vrRR5_l+JH_U6;339F)g#6gorQh6rLOylFcl9k_Iw6lQ`=0*c z(GxN({QLU3H7Dd5^?m(UW&I4&WDf5yvKg34}IyFJa+m~{pjIivUBERy0PMz{K-3y>3=CWCLj3DW&Pcc zj><3W>D7Pz(owl8*U)c$=&1b5ONL%`(@}Z+%SylJz)|_@HD3MQ#Ybgc%;S1)&QWQ9 z{Bgbb{UdVo`6u)k{}H)t?vwh{-#sGJ{{E!C>oZ5Buj?uOS38c#9ebYEi{~AYzs!C{ zcO)H=Wxsw#uOB!p_uTxfzUcA8^1?Mf{ll*wmS@Cs`t7ZU<;I^rrzfmFEVb63>AQ*! z%O93MuYd8wL$dOX=k?oPJS4yHwJZAh?;nys+xUNa?Pm_jx8q;Xf4eR4?~^a+8)gOC z&;MNiPV6Ch<7~hFQvX3&{ujUg<|7B?_rCcH{mRV;W$dbEoa%JO$^*U^ z^&ci5l>6F$rN{iaSuURUYrR%A%m2RfYkke_&GM_?`i;KeaI;L=_L3g4xLF?7`t+{! zX8EmW`teaXIm*2I%rk^;lU*7b}Yx>QL_RDL(+^@Tn_RGJm zcwOK1Mw2}B;p@8gNRxc(fj{V-H#W%+_P(LV?`o2X<~Q|CGn?ec&%ddkjck(7xBpQ; z|I$8rYWAP>t>4=xKm605^wf*{6zPd+04te<>uul(VU{;c2g z%wGAa{cr2{ckGqbnSar5KeSgq_WWP;ZMA!4!KHWfkEZOEd#nGdpMPzSbp7G4`b*t= zyI!(!kNoi8f7i2$_sGwFcTj)(y+--=wtwgyPdCc4gm?AAI~wKE z-gosI_czL#WB=6s^BQGL{(Jhn(T(!Kp9lW^O@o~4`j`Im`x@k})$i+{Kiwdo?|)w} zSkWL~_WWDFBdtODY(x5=-`p*49vsp$AKopiI{%}WerC7)_O&1A$s2ade}DXe{(H-A zS@^>b^-ukMmn_}+ksf92l937j)en4emwfEe|LXT`+a*^W{8)d|x=TKk@ju;of2aKC z)Bn@I^3+Zly->)tU*0MI=MnPt-8QXRz=BJ&o)`v86`WnZt*|@Sa~+NUaq@4R<^&qMaI4tEBD^FMgG7ZCretk$hxn`$!8aA zk&pZ%PTC{3$eb1N@;g_qlZWq&mw&wdI{EFt#mn&B*U9IWB*>3Tuahs`ksyCNxLNw& zPLQ|$bhG@CK1Ei3db9l0m#4^kS8bLxf0`mcOx`Siw;)l@{QV}`bW@_d=3ATO@B0(w zqQjfyqB%)2Y4#?0{pXV8lOJr9J-R2gx%LoVn}l@IK5$jIga_F(u^05usGPZrS{OUKe zSBq zA3k3oH|<>^U&<_$j}@(uUp-JLBi>vtm;Sg=R^7W?z8GF47wlUuS38PiN%3;|-LDtP zf4#9x{_X7|`R#8llUX&za{k_BvhuUV^81C$xxQhk zJkv8xuE}32*kfpmcGTZ`O~HH zkvkU4#urNE>zfu!Tb5P6le}0)?YGL``E9cML96`k%{ICCzgD?pjZOC0%j96JO{U#e zCJ#I-<(AjVr1yF$UFGHSqs3C*e5zb#|4)~n_6GjFtjq2374m;hU1ncbA)lVBOVwE+ zkG)$bSN)|z{^y5v@~3kv<$=R>GRajbdrIr%%AZxrciyO#2UDwLL}#r$zN<=pw7pht z?W&T$&8U@S?^el<7Z=G_7fqLozO+a>KRaDMzG{*D_Y2cyS@a^g-8@5{dVHb$cH<0r z?}df(#qZ6KkIY{v|Mbrp^8R-h$X9EtJgIktYUc%B2Z4@_RM2qiwVg?Mr>AFCBx9MaQIL(>dr|bWS=qje*8OW1_Lq7-_6DW*R$P16>PU z6I~l!BV8+9GhI8~1G*P_l)ix-9x&UbWiEt(mkeoP4}GcJv{?@7W7Q$ z+0ZkhXGPD9o*g|ydY1G|>DkgVre{shoSr?+0h$XmCunZa9HF^FbB5;5@Ei)vC7M$- zw`h*hT%$QhbC2dA%|)7%G&gCE(p;rEOLLdzFwJF}(=@kfj?-MHIZtz+-T`_S=$)W< zgWeH(SLmIgcZc2~dY9;(qIZklF?!eNouhY;-a&d7>7Ar^lipE!SLvOlcbDE_dY9>) zrgxj(aeCM3ou_x7VgSVgiU|}OC`M4MpqN3igJKB95{fAlTPVg*tf81gv4>(1#UhGH z6q_hUQLLhvMX`%w7{xM*X%yQi#!;-Jm`AaXVj#sriis2(DMnJPq?k#ulVT{vQi`b* zTPem;tfiPsv6o^n#bS!d6q_kVQ>><#O|hF|IK^^`=@i>3##5}Pm`|~v)&N=yXicEC zfz}9GD`?H2wS(3WT1#k6p|yq97+Py+&7rl2)*xDoXicKEiPk7ut7y%lwTsp;TFYon zqqU9JI9lsy&7-xC)<9YdX-%ZHk=96BD{0N7wUgFRT1#n7rL~pTSXygo&84-M)?iwT zX-%fJnbv4pt7*-qwVT#(TFYror?s8dcv|ae&8M}WasbK&C?}xYfN})N6)0z*+<|fk z$|WeLpxlCT49Ybq=b+q!auCWzC?}!ZgmM(hRVZhn+=X%&%4I00q1=XY9LjYl=b_w( zav;iuC?}%ah;k&#l_+PT+=+51%B3i$qTGsdEXuVg=c3$;axlupC?})bjB+%})hK79 z+>LTL%H=4hquh>iJj(Sb=cC+@azM%jDJP`dka9%I6)9(=+>vrf$|WhMq}-BnOv*JW z=cL?|a!|@eDJP}elyX$cRVins+?8@z%4I31rQDWsT*`GR=cU}2a$w4ZDJQ1fm~v#w zl__VY+?jG{%B3l%rrerxY|6DM=ce47a&XGUDJQ4goN{!^)rWKTK<-XCJmvC~(^GCw zIX>n3l=D;WPc;D50#p-FZ9p{w)e2NIQ0+i91l1B$Q&4R|H3rohRC7@6K{W`~B2<%5 zZ9+8))hbl8Q0+oB4AnAJ(@QbT zf>aYyZAdjD)rwRzQte1JB-N5sQ&Me7H73=XRC7}8Ni`_dqEwSoZAvvN)v8ppQte7L zEY-49(^73qH7?b z3q2ErT&dms#gun58=2%8{`g0Kq0EC{9AOb9z6427^1!c+)bA&iBv7Q$Qzdm#*luo%K*2%8~{ zhOipKYzVs{42Q5B!gL7RA&iHx9>RPG`ymX7upq*O2pb}dh_E8Uj0ig-42iHL!juSG zB8-W!Cc>Nudm;>quqeW$2%92|im)oetO&az42!TV!n6q6B8-c$F2cMB`yvdCurR{J z2pc1ejIgqv0A@zm8DVJo0W6I$HNw^iV92!kUmjxagG<_M!Btd1}{!tMye zBP@?FJ;L?~<0Gt(Fh9cn2m>T6kT5~Q1_>i1tdKB6!VU>TBrK6IMZy*dVZeZuw$<0q`2Fn_}Si31=mfH(o- z28bgdu7EfL;tq&IATEJ81>zQnV<4`9I0xb$h=U+5f;b7{CWxaTu7WrV;x358ATEPA z4dOP4;~=hsI1l1Jhyx)mgg6o6Mu;OJu7o%f;!cP|AufeD72;NiV%_4W*G`-}aqq;zFZhT#`2aUh96fRM#Mu*fPaHmR`NZiHw@(~D zas9;k3*nL^0^skD^7hAg|HruhV|={Fi2Dy5|1zKNGN1o4kLNOv?=p|~GLQc)`Q6L& zy_e^IFTW4H{C@QE`_jwrPcOeuz5IUl^841y?_V#!kG=eU_VWAM%kOV5zt6q=e)sbG z-plWQFUNykjt{*YFM2tC^m07u<@nOe@urvKPcL!*fq2x*@u`>NRWHY{UXEwI9N&65 z-t}_)>*aXZ%kk0RcxiC_G&r6b9A6ENw+6>wgX6Km@!8;bZE*ZHIG!6E-wlrU2FHJc z*8_vs2ZPrOgVzs(*As)+7lYRugV!H}*CT`1Cxh23gV!&E*E56HH-pzZgV#TU*F%HX zM}yZ(gV#@k*HeSnSA*AEgV$e!*JFd%XM@*kgV%3^*K>o{cZ1h^gV%q9^8thN1B3Gg zgYyT2^9h6V3xo3wgYyrA^AUsd6NB>=gYy@I^BIHl8-w#5gYzGQ^C5%tBZKoLgYzeY z^C^S#D}(bbgYz$g^D%?-GlTOrgY!3o^Erd_JA?B*gY!Rw^Ff32Lxb~0gY!p&^GSpA zOM~-GgY!>=^HGEIQ-kwWgY#E|^I3!QTZ8jmgY#d5^I?PYV}tW$gY##D^J#j8u71B2@YgX;%_>j{JF3xn$ogX<52 z>k)(N6NBp&gXluUV8-wc|gXmh^dBZKQDgX<@Q>nVflD}(DTgX=GY>oJ4t zGlT0jgX=eg>p6q#JA>;zgX=$o>p_F-Lxbx@gX>3w>q&#_OM~l8gX>R&>rsR2Q-kYO zgX>p=>sf>ATZ8LegX>>|>tTcIV}t8ugX?F5>uH1QYlG`;gX?dD>v4nYbA#)3gX?#L z>v@CgdxPtJgX@2T@c@JI0fX@ZgYg4{@dShM1%vShgYgH0@d$(Q34`$pgYgT4@eG6U z4TJFxgYgf8@eqUY5rgp(gYgrC@f3sc6@&2>gYg%G@fd^g8H4c}gYg@K@f?Hk9fR>6 zgYh4O@gRfoA%pQEgYhGS@g#%sC4=!MgYhSW@hF4wDTDDUgYhea@hpS!ErancgYhqe z@i2q&F@y0kgYh$i@ic?+HG}asgYh?m@i>F=IfL;!gYi3q@jQd^J%jN+gYiFu@j!#| zL4)x^gSh_yerPbBXfVELFy3e|{%9~BX)r!%FkWdeerYhCX)wNNFy3h}{%J5CYA`-( zFkWgferhnDYB0X47;jaKzbeLK72~st@mj_BtztY^F}|x9?^TTdD#n8qit%#A__<;{T`|6{ z7;jgMzbnS$731@Y@p{Ghy<$9HF}|-D?^lffE9L_f^8%7+Vm?7Jzo5(`e1l^C zK`|epn4eJ0S19H$6!RI1`3=Qn4eV4S1RT&74w;j`Ax-qr(*t7 zF(0a!A63kkD&|iW^QnsYRmFU(V*XVzAFG(3RmA-V_*%vMtzte`F~6&r?^VqID&~U~ z^TUeyV#WNiVm?_hzpR*VR?I&u=A#w!(~9|O#r(BmK3g%rt(fmt%zrE9!xi)6iurQI z{JCO2T`|9|m~U6izboeB74!3o`Fh3ty<$FJF~6^v?^n$KE7k)j)(0ro3n|D=5}4DAqG5);B2P{sY&nSpT3{5208ep;#}WSU;gyPoY>} zp;&LBSbw2dkD*wfp;)h>SihlI&!Je~p;+&sSpT6|529EfqF67YSU;jzPoh{~qF8UD zSbw5ekD^$gqFAq@SihoJ&!Sl0qFC>uSpT9}52IKgqgXGaSU;m!Por30qgZdFSbw8f zkE2+hqgbz_SihrK&!br1qgd~wSpTC~52RQhq*yPcSU;p#Po!91q*!mHSbwBgkEB?i zq*$+{SihuL&!kx2q*(8ySpTG052aWirC2YeSU;s$Po-F2rC4vJSbwEhkEK|jrC6_} zSihxM&!t%3rC9H!SpTJ152jcjrdThgSU;v%Po`L3rdV&LSbwHikEU3krdY40Sih!N z&!$-4rdaQ$SpTM252sikr&uqiSU;y&Pp4R4r&w>NSbwKjkEd9lr&zD2Sih%O&!<@5 zr&#Z&SpTP352#ols8}zkSU;#(PpDX5s90~PSbwNkkEmFm7yyokH2{kBi;DG(iuH|( z^^S`5kBaq>iuI9-^^%J9lZy3}iuIL>^_GhDmx}e6iuIX_^_q(Hn~L?EiuIj}^`46L zpNjRMiuIw2^`eUPql)#UiuI+6^`?sTr;7EciuI|A^{R^XtBUokiuJ9E^{$HbuZs1s ziuJLI^|Fffvx@b!iuJXM^|p%jw~F<+iuJjQ^}34nyNdO^iuJvU^}dSrzl!z1iuJ*Y z^}>qv!;1C9iuJ{c^~Q?z$BOmHiuK8g^~#F%%Zl~PiuKKk_0Ed*&x-ZXiuKWo_0o#< z(~9-fiuKis_122@*NXMniuKuw_1cQ{+luwviuK)!_1=p0--`9%iuK`&_2P>4x%X4iuLV^_3n!G?~3*CiuLh|_411K^NRKKiuLu1 z_4bPO_louSiuL)5_4v{U?h3 zD2n|liv22z{VR(7EQqu76=*pH*w zpQG5Xqu9Tr*w3Tb-=o;?quBqW*bk)GAEekXq}V^C*iWR`U!>S?q}YF?*pH;xpQPBY zq}act*w3Vh`ww88iv3QC{ZERx{{SYc*dL{c`ww8Iiv3fH{ZxwmRf_#qiv3rL{aA|q zS&IEyiv3%P{alLuU5fo)iv3@T{a}jyVT%1?iv44X{bY*$Ws11}0OqXNf2P=vril9w zVAP8JYKr}9iv4Vg{cVcmhpxAGy*ng6*gvV*PpQ~nsn~C+*ng>r`wwt3iv5|2{hEsX zn~MFMiv696{ho^bpNjpUiv6LA{i2Hfql*2civ6XE{icfjr;7ckiv6jI{i=%ntBU=s ziv6vM{jQ4ruZsP!iv6*Q{j!Svvx>O?0H>zdU#r+}tJr_5*pI8&pR3rftJuG**w3rj z->cZ~tJwdm*bl7OAFPP`4{(Nx{lkj=#ESjJiv7ll{l|*^$cp{Riv7xp{mY8|%!>WZ ziv7-t{m+X1(2D)hiv7}x{nLv5)QbJpiv8A#{nv{9*oytxiv8M({o9KD+=~6(iv8Y- zxc>kLtk@5(*dMOgFRs`>uGmkm*k7*LZ?4#XuGo*R*q^T0uddj?uGr76*x#<$@2=SY zuGkN+*dMRhFR$1?uZa5(aO#Tv^@{!Win#v(2d~(Vuh^fj*srhHzpvQOuh`$O*zd1K zegMD~^!>x{51&6DKj`a+pC3Mc9)Hlc55GQq`taw&mk&QaeE59-gT8zC?cuYBzn-7_ zuoi?kb@=GvpNDTAetG!h;g5$e9)5WE;NgFV?;U=3_}t-dhp!!ecKF!gUx#lUes%cN z;ZKJz9e#B9(BVIa?;L(}j$=W8Ieg{tlXIL5`p4lLhhH2%arnbIZVzj@h!chn9R6?k zzTx+V&l~=3_`2cehL0QmZTPm~*XDIF=+A~P8-8r~u;IUk@0!=^pwAlqYWS+*r-qLj z{%OuDf_`cEq~VW-FB*Pm_@Lo`hVL1EXZW1qZ-%cKerC?og8pUrmf=^1PZ|DX_>$pA zh7TG3WB86aUme!464wZSF?_}F6T?Rg|1f;R@C(By41X|u!JN+zYkY|dg#Q=5U-*6D z^X2*?=<9`_7d~G2cj4QGUl%@I_;caQg&&vetf2oEzFYWh;j@Lm7QR~eY2l-Ve-^%3 z_+{afg+CU)SomSN&JFrs;d_PO6+Tz^Tj6VkpA|k<_*daug7FzBu^d;Ddwz4Zb({-QaVB zzm0jfpq~vsHu%@zTZ3N>J~jB$;7fxa4L&sZ&)_?Q-wZx8_{-ocgP#mOGWf^f8-rgA zJ~8;i;0uEv3_dXUzu^0V-wQr3_`Bfif}aaMF8H_L+k#&UJ}vmO;LCy^3qCCPui(3a z-wHk}_^aTnf}e_Y0zv;2d{gjC!6yZORL~d2ekk~$;D3Ve34SN|oZxSQuL*u8_?X~d zf^P|aCHR!!Pl7KAekAyi;6H-z2!12@jNmVVuLyo3_=w;if^P_ZA^3#g4}vcUejxaO z;QxW|2Yw&;eBkeauLph}_;}#ofo}(X9r$$M&w(!oejNC4;J<feQ0{jQ?9l&n@ zp8@;@@D;#M03QMT1Mm&NF94rF&>z6Q0Qdpm1AzV?x_{{Xq4S5nAG&_%`Jv;7ejmDh z==Gt~hdv*=eCY9^!-xJJx_jvDp|gj+9=dwy>7k>Cejd7c=;fi4hdv&v169lCbt*`Z^HejU1X=+&W9hdv#;bm-BcLx=txx^w8wp)-fR9J+Go$)O{M zejK`S=*6KEhdvy-aOlCI1Bd<_x^L*cq4S2m8@g`jxuN5RejB=N=(VBKhCUm*Z0NC} z!-oDEx@+jIp|gg*8oFxesiC8Wej2)I=%t~PhCUj)Xy~D#gNFVYx@YK}p>u}58MEgei*u8=!KyZhCUd& zVCaFN1BU(=x?kvhq4R~l7rI{Pd7x93p>u`46}ndFS)pTveigb^=vARp zg+3L!ROnHmLxuhnx>M*)p)-ZP6uMIANueW!eiXV<=tZFug+3IzQ0PIS1BLz*x=-jm zq4R{k6S_|5Iicf(eiOP)=ry6!ggz6xOz1J8!-W14x=ZLSp|ga(61qz0DWRi;eiFJ# z=p~_(ggz3wNa!Ju@35xPd`8KGl@ei6Dw=oO(;gg!B-OC0$Y%5Cjt=@c=;ol8gH8_mIOyV_ zhl36d`Zws_pm&4L4f;0d+Ms8Hjt%-X=+>ZDgH8?lH0aWxM}rOx`ZMUxpf`ig4Ei$Y z%AhBMjtu%S=*FNIgH8MOs-UNWjtcrI=%%2Tf=&whDCnY~hk_0Y`X}g~pm&1K z3Hm1JnxJQbjtTlD=$4>Yf=&tgBK%Eil8Tgjwq-f8u?w# zpk4?%A?Smk3xXa9Iw0tOp!Wbn4&Yr)fkp9L=qJ{CMIet#IeEBIFMtl(F{tAbAjj|%=2yearn@TA~J!Ha?q z1rG}T6TBz*PVk)IH^FOy&&2P_g1-cB3BD3MCHP73lHeo3LxO(OpL6?iKAz8`og@KKC21b=@Iyc75)@J!&Bz$<}I0*?g#2)q&aBJf1uhrkPg z4+0Ma{s+7d_#W^);CI05fX@Ms1O5iQ4fq=HG~j2z%Ycso4+H)MybJgi@GRh0z^i~y z0gnRy1iT6O67VG8N5G4K4*?GX{sX)R_zv(K;5Wc)fX@Jr0saEK1^5c^6yPVoOW^mK zz(at40Pg_40Xzfv1@H>s6Tl;YKLBq4z5qM{_yO<&-~+$|0RIQ>54;~ZKk$9v`oQyn z;{(43ZV$X3I6d%r;PSxZfx`oT2ks8M9XLDib>Qm2(}AM{KL>6Oyc{?=@NwYcz{7!q z1OEo@4ZIsTH}GxX+Q74cV*|eiZVkK|I5qHT;L^aOfkOj-2JQ^J88|cWW#G!dlYt`x zKL&0Lycjq!@L}M>z=MGU1OEl?3%nONFYsO9y1;XR;{v}0ZVS8?I4$s5;IhDDfx`lS z1?~#G6*w#KRp6??Q-PxbKLu_Iyc9So@KNBRz(aw90{;Z=3A__HC-6<+n!q!GV*2fkOg+1nvmD5jZ38Mc|6S6X9zHehAzUcp-2?;Df*gfd>Ky1pWuy z4|pGNKHz)6^?>IA#{+%`+zxmha5~^~z~z9)0fz(r2HXvJ8*nz@YrxfjrvXO;eg@nO zco}dq;A6nWfQJDG1O5fv3wRfBF5p|hwSZ><#{zx@+zNOVa4O(az@>mk0fz$q1l$RD z6L2QrOTd+YCjmzSegxbIcoA?S;6w0{0S^KW1pEiM5AYt~JivE=>j2LIjsyG#xDD_c z;55KzfXe`n0S*KF1-J|F7T_$vSAeSkPXUes`~UPxYsMArOqb^51jyfFmH|lQG+o-cq zUqc6udKz^!>Sxr=sFzVEqdrDmjCvS#FzR2_y{LCl=c2wvU5k1abu8*v)UBvjQKzCl zMO}(|6m=--Pt={LH&JJzzC>M#dJ=Uc>POU#s25QuqCP}jh?P=b^qs zU59!ObsXw9)NQEOP^Y0jLtTb?47xM?t@bx(W3X>Lk=h zsEbe!p$hh+&!CP${erp$^$O|~)F-G*P>-MvLH&Wc1N8>#4Ad8> zD^O3MjzIl@x&ie9>IBpWs0&aJpbkL(kGvoGKJt9z_sHv!&m)gV{*JsI`8x7+4F7jODx5#Ue z&mxaS{))U6`6}{Mk&hw|MgEDr6Zt0cOyrlyE0Iqkk3{~6yb<{#@cf1NjE>4CEKcE09khk3jx_yaD+F@&x1u$P17UAP>O$k98mGJ=S@w?^xHdo?{)y z`i*rP>owMCtj}1Nu^wX`#`=qO7waw7S*)*ESFxUA9mV>Ibrb6))=8|7SQoJ#VjaZ# zhjkC@9o9LlZ&=r`o?#us`h|51>lM~1tWQ{%upVI@!uo@C2kQ;i8LTf@SFoO79l`p6 zbpz`K)(NZ+SQoG!U>!jGN8CreN1R7|M_fldM;u4|M%+fcMw~``MqEZbMjS@`MchTa zMVv)^MO;NZMI1%^MBGHYM4Uu?L|jBXL>xr?L)=5WL!3i=LtH~VLmWf=Lfk^ULYzW; zLR>;TLL5T;LEJ&SL7YK+L0myRK^#H+K-@sQK%78)KwLmPKpepPkM|z$JKl4=-*~U_ zKI1*c`-}G$?bH?+94eZ&32eZu|0eZl>}eZckOx^ca@PFx?Z3)h3|!1yt4j2Gj? z_%JSv2jegap=m-`%tBOKgs@qKa8wJ?P$NW(O^9&25XlZ93hRZK)gZ)@W+67T2(ia0 zM5{}PNVgEF9wCZ5gqYJQ#Ii0SHgyZJuSbYBuMp8bA=3Rql=KNPuV082143LkD8&9D zAx?`hVKRjYvlb?-<}guX2@`f}n5eG~6U{YY!f6W=arQ8g

    ky^SRrFz0`#U0_cIi2CQWnJO6P2J(PeLdl}HgC8s+81t1 z_lMg``oeAV`onE22EuLE4TjtH4~5%KiwK*^6k#)K5jLwi!d7F6u-UB z&1s9U#n~flS&j%>d3}U!VMBy%Rda-GTT6uPkTb$|&J|%xa7Wm3JQ23ajtEDoUO={hZ< zTqaYL%dADYtmY_JjU~!uw??_@tD{`aHBm07Ey@*Vk8))>qFm+mQLcpzQLa_ZQLb$* zQLaPIDAzexlqHSfzbpuhZU4v1sV?$A{OQvYArbT-#=4fxVCE9DVMtdFA(cXrdXm5)>+MDc%_7>Jh zduKI7dzUmvdpER1d-ph_y{+zOZ>lHSTig-tozofZUDg%t-P9fJ-PaTCZSzHY)BVxj zlD=r~y#8qKih*eFb%W8~{X@~-(;~)eGR1h!T8!6fj`7x5V!U>1jJLiz#@k#I<8|6% zym9szZ-n>o^!=`6WlT098Zk5vLnV@+Zp3s(-q_0 z(H-MG(i7vo;EnMn`eM9!{uuA{z8J6GALCs&5aZo77~?%Q6yv>QGKs00Nfek(Vy49; z7F$hXeYHt6)|kWzyGf)tOrogXBxX05#L{My*w|tcdz~h6(rprH9+Q~XVG?sYO=5YM zNo?*miKZTtIOQ{m48KW~_L;=|ev`Onz$CT|n#6%2lQ?6F6`5MBC^N^31(sN`(i$ta zR>z8iHL>EXEmp+aV@0+jR#eo-ibV~vVs&$@*xnK=4m)GTc~`8M;*J%$o>)=U5i9CC zW5wF8Sh2G^Rvhh#6&Jm+BFPsk^8K-5MqjLu{juWOfmpG7FjgENiWTjqINMY$&Q@TK zv(2=`*%n*lZ0oDzY>hQ>wiEU^TZ$vjR#YEno81s+TiP6F+t?Ck+v|+8opi_9(mZjt zX&rI4xt(#gM&E0Xfrk*(4DPNo|!yjiW?TfR`?~k)xGZ1InG8kt&FcfDyV~V$B zYVo!*bG&VVCEm8u8gJWL9dA2W6K^|fkGEwz;%yc6@wP<`@wU~?@wV+P@wUUxc-whb zylsj*-j?f$w^en-+v+;wZEL&YZ9BW;ZAW|JZ5O@qwj^J?E#Dt+o6#3y&fxXR2^Tnj8yTq~_pTwANBxDM7#ah9u3i)OM}HIt)S zGd0v`rWU(qN_J?b!g|d#t3fj@Y1T{|S~Sxhr)Fw(Yo=6>W-9K`OmjLl)3Pqjw5eM& z?d#D@Z9dJE?$=BueVS=rzh+u7pqZ{4)J*$_G}CF*RFheoYOeE4Q;uhfX-(Hu z(~j<`rXxL5O&5GqO?m#Qrs;iCO?v-S)4GAFrd@+mO~;0&nl5R{c8fXLUTsOX+pNiU zM|HBjp(feh;z+g^)+gI%H6+`YG$-3Pv?Sa2IFs$I?qqwaC)r-yk!+vSnQULym2BVC zoowINlWcGECEL^e$@Y@IWc$4SWc!MNWczi4$@cw2$@bHx6uVhVv0Ke4_8Loy-EK{> z*H@?5n`=_+PJ4vaC&hljmtxQJr`V_WrP%fU6#Ke?6#K5h6#KEE6#FGD)on4Sx~nazZksjL z?Wj(5H`JuMTO6tG!unMAtcFzglIB$RhL%+K9%rh%)syNj?nrgd=}dJm>q>QR>P~g< z>q&LD`BL5K{#18KU#fdvf2w=MK&tz?!BqGDp;Y&2Q<~eXrMa!{A^=iF)T98a3NvLnr1+nMHG)0O7l z(VgZ#(v#-C;7fDo`P1Cf`_kNcf0}#UK$?5kV4C~bP@4OamhQ8d(|y&Jbf3+d?sHV9 z`x4`y#93Gih*?Bb%W`?{X^-#)20lcSO<4w7kn~+T3k6HT9THr~GD9X`k6N zzu#=SX25LPGH5m(7&4pAXql!mbEav5CDXLhnrYfvooPB)lW96@&opH_GEEirnWjYz znWojvnWpV6nWn?eOw)OHrYYBxX{zeTG}U!xn$~t@ns#<)nvV8lnlAb>P5J&z(~Q1M zlkCqlT|1Cz+C7+QIzE(XYS*&t1?DXKOiPx1u{F!SzB&+p9XV?RA~m_O)Hv_MP3?_M<)7_KUu3d%i#0KBF(&F8j0X*A8UccMoRU zj}K+r+qE2bfjP%L(~{#}Y|U}6ug-Bd*5tTPIC9)Y^*Qd@4LRt585>t5ZQ>)zgy>ptwvb)Wa-x~n>J-F2P0 z?zLUH?w#Ga?xQ`q?u))$cfLQ@J)mcMs;ej}PU#+qFDjfjQ4N(~{>~ zY|Znnug>!|*5vt4IP!c&^?AP84SBw$&3V3!EqT7Z&OF~qPo8gDN1ktPXP$3)SDtTk zcb>1QC(n1vpXV#>%k$0e&+}a~kmuVnnCCk%l;=C6<@?Ia`Mw2~eBVlIzHe)FzVBd7 zzVECf-&awe?_1Q6?_1rR@7vyz?>p?w_nr6T`>HzfeRZArzO`NXzMb9qzN0<)zKi~R z-;BO|pX|@~T|1EP+dY`?J3f@}Yd2f8YKuj)SuL6)u;?_@ShN<0MJuegXtNqD+LC6A zwxPwM?QvSPR*yw1?yzWcIxX6=E{nFQ+oJ93v1o06i&oNS(dPAAv=svu?YcpWwtvW? zoz@C8tGPg{u@q=_Yk^i@U7$7B6lhLIfmU8$pe<}D&{j1UXxmx}v_sAU?VP7TtL!My zYC8+GHC+YTj_v~ONKb)w!C#&s{sL{?K!LVvus}ODRG?il7domfg$|pw(BY^q zbTrfyI$G)r9kUt=9ZQ-E9UEE-9ebRGj#f{hqqw8cF{iW8v8=1mv8lVzv9G7l(dI97 zl=Kxk=JgjkRtyw6t{W_L>>nz0oYsmQR&$Y~#!}?4TZeF;MKeZm`(1f2i1VTASvvnx}bcEYm!8 z>oiY&^)yd&%`}hGG0jt6Kh3kSVVY-E^EA)4mT8_t&S{==o@t)Sj%l9S&S{=CUDG@} zx~F-L^i1=dmiSvcO8j#=OZ>~aO8lF;OZ@wKO8jkoCH{H+CH@ryCI0IM zOZ@wXO8lp_Qoq$)>aVes`t8eSzqzK=?{t*<%j--13mZ!PtC~yw+geKfhn%JU zbDmOvWk;#MwzJf~rmNJyqr239q^Hz>!C&g1-dF0^`%C@n21@gF9c5ZwXPLIPt4!P3U8WuFDbp_c%d{DNWt!|S)2M*X~&1k zw03j3W2U9tvDjMfSYKW4XsjuBoTx8%%x)-mENw1#Y-}la>~)qqPIi<#=604lmUopq zHg}ghntI9|r~1kr^ZUyk*9??9whWd#4h)q$&X_A43oI3mmDUQ!*6Iq!!I}!k+4>5{ zqJ|2`>gEc^_Ld6AVP}Qoyr;rZ)luQ7>#T6B?W%C>?5=Pe?Wu5F^jA1$^i?=ye}&`P zfeOd&!3xLmp$bR4xzaP!Qt4T2t@Ny~uJkn4RC-R-S9)eQRC<;+S9&(KRC@M0D?KMW zDm`;MD?Q7*Dm|OKD?Lp;m7Y_5m7e+im7Z$`Dm_~UD?JB>Dm`b+Rh|WwD$h!5m1k>p zmFHkhmFH}Im1j{ym1lKxm1lcPmFKXt%5%P>%2U@_GZ={uA}n{j(dU`O z?%(U2?myWv-9NW;x_^1sbpPh=>Hemk>Hi-UZyuvL(%<*-x%u4e=d9;u-|U-D_w#h~ z>F46y+&MYBJ3HLj*;(!}JDlCwUG6cv+_NcL0%*iS=vYbkhvP6ZU=v9YFt#Ny2M|I~ z0tQiH3JC%lfg{G26~cKHGgc%swrr)|SATgPkX0nBio+l4TL(YCYWJmg=$`q9?v3Ek zeHb3P&!R*38*t=K@FVvX;>dlIJaV5?NA9=Wkvrv&+*`tt`<8g*ek>ii-)l$iTt9N} z7)S2g=8^k}b>#l&9l1;Y$h{XFx$lHW?q|`Fdx4XHCP=`NB;Y9$h#U!yc@kU}Nbssi zg7+j6e4&wGq?6#PL4wy!5`18h;46;=r#=a;2PAkSB*BLf3BCqHK;c8c5JSL`Lm*H? zAaO%*&JV#&VF(_HL-3I_1m9^xFw=+NwlM^c%^`SU4Z#oI5G?#5xElG{0VncIN=_NC)`KU3HP0L!p-y( z?zVBlJvL9c7uE^)gLlF${1fhOaKb$aPqmwbn1N#&O8b~^BCgHp_xo9SoXZR5;) zY@T^9tTXQi@622HXWrf5%zF}^d7nmS-cL9ME)f*CPg3AriUObW6u2T#;5Cr~?@JW; zQm4Q*g8~ms3Ouza@Y1Kijer6VLkc{LDDVwF0k04f@FqC{LcmYaYnKLNLd33yAK zfRCjK_+FcUxjq4Rj0t$#oPbZP3HZ^QfTceH_ksy{C!B!Kq6xUb&$&y)Id`8t=ia5x zxzG7??uu~Ey(XS>?@Q<0m-;z(%{b>CnCIM6>zsS(pK~{YbM9ey&OM9ZAJV|5+$+SC zdy|}UW*EkEUM2~+MZamsxxO}X#2DL2=r+#O@ey=_jpPpm2Tqc`Q2{*=2HOu2W$ zDfd}4vqpKEuFx%Rd>*FLf4 z+K=8`Tl#bDUNG0*3Fq2p(OkR07v3de;oT<}-n-Po`Q4nz-=Zmloca`og~m)>(~>3z#Dy<5W4drMq;A4^N` zdwuEMF_zxj=Fxc3jY&vRcFboI!|5I zMd7Ocs(4j@Pr9mqVO-T;H?Qg+SXcG0{Hyx);Hv&ccvb%}x~hMTU(*@ln$D5ebb-32 zOZ+wcrf^MvBwo`$lCJ6B>DTnz#x?!1c};&|UDJQ?ujzM#YxJ|K3{uTU| z@CyEx_zM29^a}pH{tAA_cm;pkd+e#x_0NUd z`fK8C{e9`S{-tqSe_-C$pIW!|m%(lQVR&1A7TwmrA@1mJl6Umy)E)g>;g0^6ct`(O zx}$$@+|l1Q@93Xccl00qJNmugj{Z(~NB=CkqhAnr{rluy|6S^?|G9A2e@(pWzc1bO zzclXp56rv%Q|qq(GPvtM4Db5SqPzY##6AB_@}B>ky61l@-1FZO@A)4~_x$gTd;Z(z zJ^vHyp8sQT&wnSp=YJO6^Dju2;3<|61(tYKWQq4AmiWS8iPue*_`qU`uL72MBV>sW zBbNA@xKD88eL|q_6OwSBcqHB@K9cSe-x>Fb$L4+Fg>|3!A-GRG3GWl1M)!%I$X5lP zdQ}j`SB3YaSA{Q(SB2NjSA`F(SB0;FSA{piSA`FwSB0;M*94AyO%SNp1W9;JcqG0i zd?dXld}q8SJT_kwURbXQKLoD{Pr}!PPovj_pUBq@o_gI7#n+AZq}Pov%-4+%tk;dN zg4c~V!q<%tqt}hEi3bKpJ}?C8fguSGj7Q=F<0I*T@tyI&cx*l}URV!|AA$$QlkkD@ zY4pJOiF_mAsW$>qd?R>IdL#J4d?Wb4dL#HMd?WZUdL#Inco=Zx!$6=O29oeFcqBdy zK9U{=-x&{s$L7P}h4nD_A$S-(2_FWZMh}CZNRD`y;)u^hj(A_C&A0` zN$@Os5`06x6FjHh3BDEI2|kwI3BEVq2|lsj34RRU2|kP72`(s}6h)qVPvXfhOrHF} z;>oW^( z1M{o!1M|b^1M_S0sVPuTO-X!eek46LzcZhjFRZ8L58+eu)99)B6ZK&zN*{(_SRaO8 zMIVM=lg~nddKOCJv+yJ7S@@m#EPP=-3x5cog`Y;x!k;LC{9F>qFD-$5842V!)N}G% z@j3ai^qlMTjenWj0ek*+zes6si{uq50UPvPKg(Xs7MI!Yz^*JR;pHtsipHn|XpHn|s zUr1j?Ur1k5UrLhnrSzTkrSwDerSwzumGw3C(vqZ?)_2xR>xby2^%M0?BuU>y-&x;8 zKSbX|KS|$G-&@~OKStkD7uNUEkJ0ziMf9U}f&QEPJx)O0PD0*JLEcV7zRp0t&O*M< zLB7sIo-RP1E<&CzL7pxn2&y0mP!WXC5QNeZBxfK<+eDCE3qj6p1SvQO(sdDJ-$Rg@ zk07N0LHZ$r97YJTKw?M|jnNnuqj3$%a^6VG9WyQOS!sD{r{$uPmV0hmKJe1=+)vBpAT1BV zw0sn$@Cld*el#y;>e_T10diDz6AA+7MB6 zOG4388Rk_`6sRalXedhQD4H`+v~8m3u7#rKHi{M;6z#ewy6>Ur%tz5ufTH~nMGqqs zT_9PchGrQI%Q85~G9;drYebf*kXdGp$}-1v7O68?rp9KO4KB-!_^ezPvP?tFGFwuX zIhC_$P02Dq%`$|RWhgz%~rlDWxE%^uwHT80C}& zl1I8|-odcEgM++7;(57C4$meFv>d% zq(Eb60fihNg&ZG+9N)%>0$L>t=sHzEPv`=@!W7UtTR=Ct0y^dk_KHwIn_>aomI~;Z zTwpMzfVR{Ex}z1)iC%CpqkwkI0=j1v(5YQOi%tRUxdrsVE1+|~fR=*-ItUBsQB**e zNRh6gMP>ynGOM7-4Dq5}BZ^FwEHdj&zOm6W+(Qp!O|8H6R}C@LvS zq)d0wva^DfomEhFhIrZT5@n}KmYsE~?3~bLy2q5AI$L%&xw13nA?Fv$PE#y9+fvy% zlgmt3DLXB-?CfY|XQG##u2FV6X4%=Z%Ffg-Gd-v5^xU#@;FX=Z592}E8H8o$C@MQk z1VeDB{-6KD0fvz{CgTK#RY(k5qcH54#*kG8!)h#sZEzSi;xTzuz_5mhVOtW0oyyRE zK*2DeVi=)e7^PzhZeUp3#IRip!_I9CU3D<5>tfixhhZ}xQ&s~E>xUS27-84~SwS{n z?c2asSRAadB)%eV5G!njTw&L!75123K{lBcw#Kfo8{7&z;#cHNVTEmoE9{oE!k)@2 z=!UYw0(FHYv=x@pSCkE7g>9QF?5?%Kp4%(vrnAC!-4%AEj_J&ab^ z1yVr>w1N>>MTNcsD)beQ38JD_$cnl~Rn%j;g6uFAwZ>M|4X&b&_=>zERMdu8QMaUu zdMZ~?LaC@gt*C@nQ7OHm5Jp99n-z7}s;K971>JEfYS*o(`(8zz`4wd+sHpw0q8>&S zb%9ioeYA@0V^tRiRhPu8@;*^j_sOceMpfNox{4eyRky}g-3_klj`*s4AXMFkSar9g zs(UI|(S4=r0=4QATGgfWs>ZdcI*r|Ndys=M!1-I-ri4uY!N53BBB zRCO0fjmFU$i(@rx71XdHUbAtc=Hg@xTc>K+30ZVHMQbAzrsPh`PH$*4cHc&YsY9dXuTMKmToVb#~0x?MJV?(1krE_vZ1b14fTX>&^t_n-C-N*Cf88Me8b)m8fsH) zsM}IQJ(C*@p)}N%+E912hC0z34q-IZj@eN6tcE(Z8_bT=Pvc z4fQB$s7s_t@1sq2A8Wd+py>|rroB%z-F>p@u2W6-gl^IYOp`reo9-spbjN(tJ`kF2 zQ*651Qqw(?o6Nq_bX#iE-O-xvM2Ef#M$_$>O?S^~x>LK!95_w4=QiB~uj$VHrgIQ9 z-9gxNkD{i#L;ymf03$H~Z~y>_1DPa%N|FGqQ2-p%02wj>8?pdwZ~%;WAP)tg4n+XA zBmhojfRYN#rvgA|08lzmNCSYj3Baxez_|^5ARGX?E&%%;05cyb!vKJO2*6 zj+7P{sV$DsS{$Xfl#$Wm+GdN}wOZV{-9pDsi|e{AZr^KhGry&bgBI5hTijvP;uc67 zq0lx)VQmcuZH>g+GDWmiifn6ZR9icy+sK4zV-vQmZE$UE#JA;%&{ij6TicS_+Ns<| zDWwf4wXG3aTch;0LK!eL+uE+x*3RuVI&s=s*KKS2UR#^_ZDkU)wSL&v4x_fVKsv|_ z?O-#k))CEhVM~~1R zJHmS0D(G=Tyl0Pyo;xCY+&b0cPUs#zW_s+H?Qxr2j~nwndo1+avDo9br5<-C_n48= z<3?(a+tGU5MDIBxqvwsx9=B)pxT)P^#tzKq_P7JD$IbnoGY)#(Anb8RQIA_9eVRi1 zEQR$o=vSdZzY3co`YuKGwRNhmozQ)H!t~h*+t)U^zBcCj_C)Br6S1#tOMUH3?lY9q z=P0$W?Pz^%qW2xj=zEme*Y>QwHnscA#OZSrx33*|eQoadok`Hw24P=2iu&3T8PGFy zz|OFNw+aT{5FgkxV&KlmfwxW#yc2pr&zS)`X9wOUH}J;%z@7^OcPq%ounxbKvb+18-^%n7K3H=I+2d@CM%8hrSvC48wtU6b-y3ipw~L z<2b-^lE7tx#PKx>$B$_o_WQVvvpBxN;rNJ$z8C^-6C#dpNjQG0;4-P=IHBPMBoYt30Kz zq9bEfo|voruC>aa+pDn8U$uwsD!=co@-u%G9S5uSBwXbWqg8%^tid*KO(wB5lmu%! z^y$DzVof2)HGPd*(~s#jnq<~&l3mj`xHWymud$@C<`CkVz9p^cr}7$3Dr*XGm>`+*DcEojmOIr6&<#n*3tSdux z-6ynlpVHUC$XHh<=DNRYt^4QpI@om9ouRw#?|bY1%wGrNVBML7>;7T1?k~^{c>~+P zH^2ryBsS!IaswMu8~6#m0qwqFZ?GHqCbxl)`3-DS*s%A-4SZYLz|WKod8BUOJK6?5 z(Ki^<*pO%D2EJ!);8S}8+I+(vxf}R_w}H?74Q3c@*t2j0KZ-W+CAukZVw?CT*yM-A zrhGtdvO{Wt#EceG7@qHi)IV^f}+oBW=& z$xoe4d+cuV2i_(>_cxhwuxZc3P5vm_`%7j5w?Ynz?MG5x3CehrRBM;cqo%-quV ztSxkjf~N4d5mqNW3cTH@oj8OY%2%k zHW*Xe{t3Me+p}$Z%x*JdZrdO8+w54_b`HdCe_Pu2&*W`A3^XWXta;&;)RuuIIuU1cWi8mICuMk%`*sqU(jwrf!OE})EE*nh*#+BMGY zU2Nv;dZfE+?0dV$%-;pGVArF_7H+3fr?OuosZ{9zzj(0!8jQ6tx!| z(|h!c+2d#Io;~CCf)T&R%!EB*Chj>iX)idH_gG5V(}wDvOKE!nrSEZ+v8PSUJ&&^X zf^&P1ojH5n(A^96y}e-O?{TwW&zppM!C|x)EYN*?AKRDr!9Fo0_Tjt%`pi)K#0k9* z=MDS#0lP0BaQnoV-$xIGeRp5nR}Q3o;!N3BN7_Cy(f0+?*jH!fzCc;~#MIu$4xD{= z2kHTN;0~z+;e$bfz|=7BJ?4uq+5;EufmVeZ59!GSvu4}_!WKv*J& z$OJvaC)lAp0fz?ktwATmAu%Bjl?iodoY04GJamZ9*+Y5G9U5c)5S7p}Jani{tV3gJA7XRo&>Ojj>fAdt=Kdj=2Z!D)JT#7? zLt}{?(G&EDpI}G!1RMoJ{D_$lN5X_WawgPKa6%u!{`iQWvq$!vI||195i=K#gt>U+ z%%!8?Og>^K%8@o!p&yTS6ioCZZekp1bMwfXSVzIsK4Rz2kvDds|BiPQ%>5&79vs2` z7;e!~ummJYQY3jylgN-E(IFg}4LOn=@gzPJNMa~LUmb}gPZd%pHJH>Ob;=|a$|A{g zo0NwR>60$04n2~b`J^%oNS_KxWfGC(0vW=#afptvAvOX-Fv5rU2-cbrIV4BaP&}rG zaI8H<$LtUrb3<{&5AiX4%VTlKjijM?Di7t6GSr7qts`wHQugB{Zz#_Ep)wAJ{v;eK^Jpk8kYlLTW0}H^Q3@O@6n>0R#4#Le9|MXyHjn9J znqrP^ialm1?${jh$1EiryOem$QPQz_Dj(yNa;#J8F+pj^CZ!+4=RYj9PS6QBQ6~5aHX%;b33&o0)QL8s zPvBVZ#GbGx%!E4$NBjvp5l-M(?}VF3C*i4lf=`qaeWIQa6YV6V^b>7loEQ`HM4MSB z;kkXnPn;8f;+_Z-?C`-vPw|;@s?XF@ zVy2y%6aAE&8K=g~JcaGosX4Vz`I&R-&)idC=AD{z|5Tg>r@<^d^(N7&xkS#8IeI3~ zu`_fI&XhTRhRumHbxxjvId!JZ=`*OeGkeaSF>~(Bne%7tTsVW{-!pD5orP!e89rCe z^tpOQ%(b&{qMwm-h#DtiU6LLmPs2M#$=F9}0vlDF2LEk2Rg3pBsY`Z4p zT$*?@c_Po0i850s>P(wxGdTK~!P+&kCepb%F=qBeo;wp|?oMFaHIZg;bTEgtYZ6VQ zML03$=s5;|_&GQy;a)x`&Q%!GPsoIXdU%sDn?&+#dDPEPrAc`BT%Q}JA%!qTS- zOsBzg2Hfm(bn2Xgse4XLy>n~kpDWYgT$_gH#xy#&7RVG?pi^vtP4NYok_&t)FNmqS zAgB6*nwkrGiY%Eawq&RHlADrCekw18sk#)W`cj&jOL>Yelqp!KQ(~b_sf9jO7RFRt zm{Vh6O|6AJMVHPLEZr%w^rq3wpDN2>sx8B*v5cnCf||j4IfJ&GL0itCEoab{Gib{h zwB-!ia;D8;4V+msb79Y*&1TSMGib9JHTP%GX0s6fjCnMpmegFEOLK1yYs}o5n@dx`7OKzbr`31TZ7Q|9qC`)N!ER}^0 zQyB|;fh~=Nxo{Tb(p{)aZ(%O|1y}|PY8fuHCAyTC(ZX6{Fa%3wiNlass!I~asin4L zmMr}7OKvH`y}cBcE{yq0X&J&4I!s}}AN0h6$I#P$8Nd+zbAB5KklW&r*AkG|l91C< zkkitT&oYqDvXIMikjwIr#|n_gijc!fki*Kq;I}lUB6M6s=!%ZeNduv4CPJqzgl^af zjXDSoT!hYf2;KG(x)30AH$>=CgwTB?hQRgHke|lnIEcv=JSHcJm|P=ca+-?C4LT;H zOiTuBOwMsJxy{Gqf)JCtVoWYcF}W}Qg5TPh8nfeC%&zD$J88u1ni;dxR?KeLF&lMa zHgIEh&WqV?KV}z#nB5Iyb}5S4edHJX7FogKNCL!>Djr8tL>#G;aU?^<;g_~Jl4asZ zi;W|BE{=5gI8qeiNKcF-Whssf{+!>^D{7ohXmPr#$LW+2r|V{%&RB7}X~*fT6Q^5l zoX&f3y5q;`Vi2c$VVo{Uae9CxXt<7AUcnM_0wm-ro{&>SLavhuIYTAnCY_M8OhRt4 z2|3RtP1p%7VORBpoiY-3-AvdSD`7Y7gq?K~cFRrJ zc`spi{DfT$5_T_4*ySi;50E5+p-B|3rAAgj60P7cP9)J9nMBi65^c~)6lIbqV3TN$ zOQLN)i57$;+7**%NlK!9If(!z$zUqvxLT5_=rFC3WNK!TNn1�qHa9BpKi)nVgqo z+J2HL1WBeFCYe%{Wco;o#?X|4VUXp5lv2S{3`V4s8kthkR7z>kDFtOx3Sd)8j!P+R zKBW|dl+qPbN=Zs7eK|z~CFNi$f6pA$%6ay@ZGWSV=;$ zzKkL{1!XZ6Me-WTR`g#mT($-oZr(!Kh7I#MC<|Pa&3P!>_EEMFplmlp*;0hEeKe~= zek*4|R;}Q0-8GR_Yh+e#QCYPC`7K;)tpYZy=D4id=Cf)+$f{j2tCpm!+LyC*PRY8M znx*qv)~)Ej;J0oK^4q+XbsKh;%{f^YxLG&nW!<))bqhh(?S@&m6lL8$n!{E=4y)oh zdWFbgbuwqKP&us0+m_ODCDr7n8V6a4jU*rc16v}c`e6Qbr?5tY#s92 zyp>~{Hazd-*p{1P^Inea_&K&1C|I|UB71+3#0xV8_=2nt*` zEO4c$!1W=Qt)N8>!-{kj6txOoWGX~atC5h+Qbnyn7ugC^)Bsy#t6WiQ^F^*A6t%8c z)JjrO>&r#DtrR^>Ez%vW=vDM0(>97;&4g^$DtZmO$hMuL2izjt@rqvCFLLdm=yk)Q zSBi>WA1TQdv;-iRm8+lxs(4AM5G7D2A)BR2ph=h13R40twxm|M66o+Hts;~_Pb`75 zR00FJB)63kx1yHhj#lETdP!*;C9ZBlHfxo*rd?9oPKj%|CAH&~xQ<`a+Choyg(a>W zmAC;?wkv2^gIw0Gg0fb{%T9$TYjqN`S*olx>9Sj4%36ypyH&2Nb@;MZ5z1OmENf+{ ztPSL{-B!xpiVD|kYh|wrxoq1gdvz1CS*z?d?Xuf;%3jMYyB)9Wb^Nl|4$59Hgz>2C z4Nwe+Vx}>G;S~bIYb2&%6oxlw3|V0?9IzO@!eMxuhwHQj4DX7VQjsvcFJnkWf#+0= zu4ouv(P4fA<7+02TNvN4F{J8XJa93(>S27_$3P{(_-=@4l?dbe=n7uJR$%+RqF3-0 z6c8(Vja*RxwW2qe6&-LZdYgx9wS^VEE3PPQX+`hD9n&@HZlcX${VDtJ$@1d zR)ufc6{O=-_?BCtJ6?tF_^^zi!uLWLk1G5CsbT=F0=R~o1)!=|@hSs|s$M6n4xp-f zldfVdrmDBtD%;|!dWVN=x`nFV6RS>Js_Fx|inWz0XscDWtyO(k0tbw$UpK2Bu&RF3 zu3{ah>bKk~tm{?3<5#(MQ1yFZ)oVvpe}LBT8dgKbm9PS-)5hcN;Wb)rkwnL1TB8cf{)T-|8%b)qfQjjjmeQr+mw zb-Jt6dAPot?rC+tr`MUTQ5U*qo#|QipaH#c;tjk@G~j(3e3xnvO}c^fmDtHw8d6g)Z3)0M#^_bQ9|_O{2v&*&f$4I($=T3r(XZHiNd*GzN0h z?kY_mt_Qb!TGQ|8aBaBJ47z61=~>O7X*b=j(+pZJq8#IGn*z|f)GZ+BC z0}?QR0(_SPWLp4aSA?uo0%TtXunq&XtpcQ@0luXJScd@tIV#?<0N=9#)^=c87hoL^ zh;1L{4}jPW0oRUz*hgD<3$*w)0oQnwEu}@ZlpfQ z$&Sz_dtw`Oq&7KF+jd)PJ8iS=x2<*nkK~TiRyuCm?s#pn$jkov;&h!d}z~2WS`Xf-c#m zxEeC0iwv|bKG3^p-{=y3vx^R_E-|pXSl{WAeYcAZye>KL zyPzMye2_&BqOR0Odw37@$R5=*dQ6Y+aXqmo^oW7fv-)z6?khdMulDGH*5e0ykLepd zp>Ot>fz=ZRc8~2lJ+bfh*n!s*2Y!$12R*4DLe?1dqCVQk`=C$unLgj=`eI+|Qv;>1 z_u&X=p!M~E*;fWu-x%2N*nx4kuMWJvIq>1N0G@}ua1iyS0Xo13U_cI-0YBgd;y@Z$ z17)BO)PX(F2L1r9zlLW5xc3L%0NM)v%`6Pg0|A@^;&6UPz_}j@=Y15M^D%Iq$HF-t z2j_P@oZAU-UMIpiodoA|3L?i&oVsb{0$yp;N=gpX0v|@7EiP;G^W~aQEo$+IKHi+5zFlHB{m|e!=XcENH zG#*D$B97+BI9j0MXo-z8NiNQ$`8b0LaV96mnSvB&N@`q5YH=m4#}(9wD>*Z+6s)*X za^p_Yi#usQ?w~>3$%S#J5XGGmmOxV=foAXonk5owo=l)cDuI^S1e4+tOomS|Ss}sX z#ROB75=>c5C@C$WWb}lRH4;kROejSwp_JW(lkyTy#!ooeAmQZ0gj0+XP8lSzG@isz zB8lb5Bvzo3ScyxrX+FuKLXypiNwy#**^-u2(|S@xjij10lWM_AswFS!rv0Rg21z#; zCf!1mbW0$GW$+Z1B~ntxfws@W`mTQ4^wV2O1Wh`4WK_P$dPGKpwghkr#Vzeb2%~16{Iv*($gAhq_v!x z)(TcyEBR>;4bomNOnZeW?UnEh$PyWlCo`Z(Wk8wFa9JV4<;4tFlrmgd&uCdAqvg$v zRUlG(7p<&b4zhke%=*PB>zBzKQJ``}Nz4fa zDJPW7oKdiHMk&k%g(w%4$UIS`@g}l+C9NAC##A3CG)F$tsv| z+#HsuB3YJ-V%aL1<)|2z|4seT2mv)mLd{W7b2K6&4AdD5b;d!R@raEGP+KC@mISpW zBS=g^kc5gLDGfm~Izq<`gie?Uow5)*VH3GlO5HTiB#+W1(W70I#Dic%UY)naVF(u7I4GJ+QF2DML=bZlVa!QIF((7>97p0v5{qL{ zqp+Ss|9K+L#>qIFq~dIvhTmtHxC+mxP^&7`s+jwRGMmeS%_ z25L5G#My)yXH!<3&De1?<;2y58&^|aT+R4#B^AWoL>PBdQQXZyfBH0w|O=w9jp{05FokmEg88P7{rG%H36KGn2`P2k}ng&1D zblQOF%mkOR5?scH?Scc(y9o_yTZ7tGG64+3gqMmEUItCdNi2ycK@v|BNjXI(`6QL( z({vI^Gf5@MCiNtj)S=d~w2)L%V$x4aNk6T?zg?#$@syUtGdlcsVI6=wvyq}W|~i986gdAnFbjt9j0N6o7U1~#z^ZKGp)ey zDPqP>;~57YyJ;fhrOk{FuLo%(6Q*I==`h1&SoqyUgL^*1Wkk5Qq3^q!kuo7X^5Hj; zFk@uQj0Zyp9tSW)f6?F32!J}np}q*HFB0mCg1Vxio*1Yn7V3zDI^v;z1gIaVw;0r0 zLWX%21cm(`lF$$)uEV&2C~*^U5DRhQHiAOEp-^v3%tM%jk0?-Y3e=kuix4M)#$Zj4 z(J>HX<2ck75mSGzwHOt1<4g=oa4|N)$JCe*Qxjs$jY%;#A;UE;N({tR*f(l1F0Mm; z8Zj*nHI}eqUfhOdIWYh=#wNTNm+)blAf`c$afvAACD1qyRYu1_oR1T69cqh@Q*j@j zK@vqSo zLEM0P(h^ZTNT3NkfhFh!Nbm_Fp(IEcQt(S914Aw$CWM5UkP;!hq9@dZ4X^m{jFYeu zu*ZXO4_-qN8o}Uu0q~vR@O=>QU6AlS!1ohl5e4C(t$Ao?0oquE_LZP*HN-`91cPlK z8#56#W+86OM*y@v7Yh*$+TM#1F+N7dbZBcoCdLeC+aPAe!q~rgKN{8t1|i{nD0m+l z{y!Lmh4*yfUWNCyVf*VMBBCJ@;=xolJgXxHJf|T(V#3fu0(b?!ad;fS@aN?NSPBM1 z0+xcqkb)(W@EiwAV_>NQEO8koF7U6aKTiJ7;rGAxA3phZ=U-{x5YPRWcOHzsx;6c^ zFX+GaXW|g~`m?|K$A9w4Kf?aPi}Rl~KK_%f-+2Dc)5pTwY~k6#zx&%yTmSf%KUnTmx?@Bfv@f1oLEJu-gf(eLrfn_vD_l>^nk z{?Pin<{SBY&I9?s{QcKAemC{{zy0anYwl+cUVZd;{^I>V0>8=r`Y-+L-mm|?t$TO> z;Dfup|M+j-`L~dt-NxL}?FRBoxBjW*-u&(L^_&0RKapP9wtkoS*WVm44;z2^Mo<33 z>;L%I?_d9iaAorU@jI*6uKw*`z4|W-e|kmwA75PgyTAW?m$$Ayxcr;{;CC+lcYovh zrS-q`TXg)FXgYCG{c-sHlW(krL0oCm-Edg}GP*B-q37w`Wj`?Gsn_ddA$ zH}CxH_UQI6-EwcP-;`eYUFLxK%Qyb;`u*$Hwbg6Cdi77QytwjvmmggIolDm*{T5Br ze|CW&e|B*Ux2JIX_u=;6!|h+f?J)MQFL=29JF$Ot@!PRKz4+&`e|fPJ{}&f;#s9yH zUyVl>cKn}T{ImF#u!NosH{cjhI^xwZ=(*Ntlcj^E6;y+FQ?#2I} z{+}*ZGXKNHm5g)oGV|YF{H@GyUHtvbe{)el|Lcnd`d?g#=x<#7I{LRS{ulH=yGUpM zlM5>Qw=O=;{*8ez3gARi2eU8od-PC{rms#29lLB8Yq!fGBYAXnOWIn@4dHk zKIa^JWG4}62vHd+Dy1SxvPy`QQIRrIR_cFU-{1dnKhEQE51ey8pX+_Sp0C&IxZ9df z$ZX9eT(@Qt=eMR3?OPLxwXLy)I1`z0V2UELnL>#cra`quSI}vHjw!|Z5 zOJa`MgxJqwK$x=V5D6?AL<5ToG0mbt@UY4d2CU))g;kiSW!+Cqu<{U`Y+QsE+cqMS zZ7Wg9wuu;FTPL$^TOuFdHb)NLHch^^ZJgY{ZG^mqy`OxPy^HL_{(@Z0{)F7cexJNy zdmUM3dllJrdnq|@dlC7?_B`_H_H^>W9f@Sy9RxXJM+EuFjsWt)4iB;*hXdJ+!;+lH zVMK1^&?ZlFsFHa&<;nV-5@do?h+M`=@NGfsfYVMY2(fslFZIBlIzZ5Qr^y7QrpfH(#lRMNo-d*$!3=?>Fh3N z(xY9Lq}g2tqC>T%D%p6|9#J+FYRlL?%r1w zy@CHyv=o1Kv=e`PbT)rP^fP|1=%4(y(SrMpqD}X!N5}1#jjrD>96h;zS2ULZQ?#bQ zdQ_OeY*d-Rr>J)VeNha8tx@uV_oCbd%cJrI3!+{KrbR6alA=To_(fSBaEMAeU>wzO zKt1Z~0hy?sLV{7+LYz?%LiADPLQ9bYLSG`c2oFRm2)9Ri2scKa7rqhMCR`A?B%Bf{ zED{xIF5(rLAYv1FS41~*QsihPr>I!uNzvVrA);F&uZgZi^odSIY!VxYkQRFp;Uso1 zB1`Og#1pY|5p!bk5ql4YL>L})jvya2j<|VHEn@hfLM(ow+Tp)p zViGf9RuY3@i4tvLcO~wGO-fu2+aZ}ArY;#B79i;nc1hAKtW#1w?2qK(Ffpk;VOCOG z!V;wxL+hnJg-%FyhHjT`3{{i99_lBZ9agk!4~>=C6L`-&n#UliGcb{t&|R69Bz=zH{4 zV8PM)z~@Jc1AiV(4BV#_5O_+-GB8rCgV*|Dv^A3$E zsMz~+t7`gdsEYght8(}ksIK`vR~_@4S8ey>Rjc;XRy*$(qDJz&q~_w+p{DEiTTRN3 z|2Vgw{_(%Q5yvNduO5Ht`}%mb@5=E!UqSU4Uqf{#-zar$-%|C%zTN5^zH90$K0+F! zKE@g?KG7OCe6DL``1ELm`mAYK`v{#-^)Wgj=o5W{(Wmsp5AW_1ecr1l8oUKh7I_<< zqu1yH=|ww|0f6ns%C}mv(?>j<$(sleWC)XYJjdY&z>6iaH-XoOD_| zQgzBa?&zd=jOh4!(CZp`Na#v?Sn6_mP<5BxZ|DxW_vtpduj!V!3+mC__4QobL-n-W zi}gg^+w_>+XZ60jai8jTQ#)1b=5Z>=E$dXMTjMDUw@;@O-5B-vxJl{%akbL_;7ZkR zcCFCA?AoJGb6wGQapgBS>8fKOvYZ2r0-f`XjGZ4FNjrZw+V0F^yx=5j-0NgxT3K)b(>;!vr>h)a0o$95_uK5Q-5&E?J2mqlJ6CffyA<=ocDK!$?cSJA+pd_uu;sHT zwbihQwRN{}v`w>6v8}P-v3+Z?a%R=y-5Ea1J7+X3v(C6%`kzU&JawkpQuNFlOZqd* zmg6=&R?RkQRz)^0R#7%dRu(o@R0?BVZ};NR@D z{%*YpU(pR;Sq0yb1mEcbKS2$C5|7om%`*JtH}DMA@Jwm&jPCHv8t@AEEZ@PaSvm6- zURe#i!ZdiL?(m8=;Fa@PynuHxZTkk^(QSBVDew+m;hn0%JKke{7vB9lxC$$Fm2gE8 z;L13_6;gsL#c6gKuG&+$dK327;7Ss3MXlh<%D@$7F-?Z6eFLs~2VDIbhfuf^hHytj z;m&L_@rS#V33sa+?phDry?I9sxRX4mrQxoghPxXCcR3sGb}iiXUby=UPAtaTVH%`i zDvV(|0%1zBU|OnSYPw;1W}V-_B;ACGiigRvg9(#|NnLXk50e-O6R87} z$#38SQ%Zwry$n;^4Ac7orudJm6ihUuz9LMw1x$G;OnVMYeJxCXH=Kg+ZnJPA+Tdgq z!wCt6lcEnNMo_N=PEQk@q9Hg<%kES-S(b3ZB;cgc>-xf}OM%l@2B)wEPUA;7mFpgC zI=kVN%EM_jfm0g*r#B5waRr>_Ryft4;B>Eh7QjglfD^9;C!bf#54J!uY=ctR3Qu4= zjKG#y_Tty%fUO}3+d~hwh#PDZ8f=v!*e(sQW%^*-{O~S?%@Yk9$Otx(&?Y_e|HXr-{(qF}=r!ln~c&x5U34cqS}Y{3cGhJStaVKed{ zmx3*+3)|8Kwk8R-=Xuzo)v!(5VXKb8c3tx;fKBTU8&?B1FSn{aY~cvl#+k5{D_}c6 zg)Kb<+j_x&0ycL8Z16PLUkK@oaE8A?GR zB0(umfnw}aN(A*N1{J9XHF*W9G7jpp8o1*qJE)BasE#VAj~S?t52z6hROte!(``_x zR#2;9P_2ca0}5L}#rQzYWI@$*LEY>@hB53U+`Regake9lTkN2~?6F z)KU&qQxDYB0aP>;)HE4XwHVa34pg=c)OHwDcP?ZU6u1VII2IJy43t?|#vD}I3)Gqn zs+|q$eH~Q15!AdBRQ(gE`(kJ!D7_UZzL?ZuP=9rx05hNg51@i*po4Uvgv&q+cYqq& zfF1^cB4&Ul{)VjqS-b+mCT%%M{Sd zTDTXGj1mwH^C1bK8#SODW1t;ppq>z*pLn34b3jAafr{<{9lZcb8UR|F0%}@`xCR6j z0wi@3h>BD6DA1KIP?inQmKRW06wp@+P*?%b*bShvMxe8HptJ#?wJ$(zOOfS3a1lUq z+CX$Wg=B#4)PeGhf%Y7L`uu?YNI-#UK!XK9h2=np_ka>xffoCK8b1L&&H_cQM`;34 zatZ7Lx)cV=lm*&U2kJBe`m_ZK^#U4=04j|KI?V=3y#%yc1=QLI^!gkqwhw4_6sUFv z=yoN#3P?8^h*uBDclTZ~pkO(mVRfKl1E6DTpkz0oyro4YYm$s9gf+{U}iU37~lcpn6N7duO10 zU!eVPpnfXQe+syOTyO)$;0nsX9n^qJxDRfj1zbZXxQBjl5g)-#Oo6Ld0C%xQ3J0fg z5*!By7bmz6K5!vI;6^0CmB@oTQ3aQx4Q|B@o^E^tr%;G#yrO^t)Ang(|@2QF&~+}1jI z1e{kTIIu`?Vp`zHIN5l>o$UvgCJb&(99)|WxHkoGaVp^EG{DvAfV(pQmuCWQ&k|gp zEx11?aDndN27SO427)^b1(z5FZjlVGF&5loBDly@aFdzfDs#bI=7Y<;2yU|kT<2AA zpJm`eE5VK40#{lK?zA3UY9qMShu~TtgL{1nF18ii>6Q0H z!^$9$u+mSMuJjT6S9*xq<<~^hatD#R{DQDrZY6}5pAw5pkBO&C4~fjBM#65Xo;b8r zORWCBMZEZ3Nu2v#MmYbzN=W@KA^!ckNOb*-LREUXr z1)_FdhM>&DJk1LeJoEdBZ*x3E;~W=}IJb>3o7+kVK!!CxyH0*QyF@-aJ4Ze5Li+pVKB@Cd4XN-; z8OiHQF=TGJB!(|3r2fxTQt9V#Qt)SAlKN+768mRM(#J^y((TC;B+}$j(y2)a(w@l! zr0I#>q{az0Qqlw+$zozPMrdL-W^sHX=GpjQO!oNe7{~FaF_Po=V*ZU)#dM98#1xO6 zi}4*xj!_;X$1sfr#SDFNi>dfz9TV}%AV&L>dJOj`xtPx%#bW9|^2Nk|WREfZNEajU zaV2_TbSC=g=xB7-XkWDB=<{gF(Z=Y1AF86eK3s|}{*WE*_aQ#|*oTN{mJeRh!y~rQ zRU<~xF(c~HdLy#Ydq#w#r-ye%-ydd*P8nX0vKpR^5*_{&wer3%s{MUy)P?u=qCDQ0 zM=887h}!Z#Eoxwh6jeUt7Zow&5T!k29JO-@5`aOOsD?qosH8#8D9b_mD3QUX$mM}A zkuL@YBJ&5@BRvNiBNYd3L^2K(L=L`7iM;VHDl+PwSETMco5(%ybR)m@AB}v_FBX~B zzdQ0w|JF$H{*{RJw^I?X-ws3+zkLzm|Mp&l>f7rP+uojw`1B?|qUKFV1nrG;gvlG@ z2*EdM5sQ5i5v_fE5qW*g5$=6!;R=0I;f#F);X}R8!z+95gvaz=3D@t<4Cm`5htKx- zgg5tChiCO@hdcGih0FE`gwyq~hxd2?4J+%O35)C=4Abpy3)|CuC+vII<*-Lx>0y~& z(P55V9$_+FW?`GV)WiB;9}X*fy(cX4^_DQb*NdS%uRn$U=~)V(CHOA_{u!A@|Aih>6Lh>;j3Mt{IBRje|F4;v~~=KobP}HprbBCxuZCQwIey? zaX=K*h810MfIL0OMzM0fNs81D2o02E2Oe9Z>SrBp~FeQh@eTfdHPT zOaXIG7W`YD4Eg6jdFt=;q{3hANv1!?lL-H*W_$mpW=;RBW^sSFW)AK<|XB|ZAJ$I4#mD;L4Ihbz89sCmLw$xGSo>5z zQ1yv_An0TBfYC?t!4Gfx2Yued_Zz%x?iYC{-luun-gonsxv%HVcwf?cw2{NRzH!+r zwQOJlOvc!Qr;W5a2$%mz6xw}#zb$_?wDI~qQDPTgzuY`$0FnRhSE z)AwG0r^Y=K&)xUrJ?HQ4_H4Vm?ooXAqetl77LQYR%RB_`rg*H@`+D@$8+nx1OM4LY zoF3-&%kJX!L+*6-P42^YO5E%2(A-n+xVSsr(Q;S3BkIn6hsk}a?z>xaUAJ3)U9Fpc zU5=YpU8vjMIt#a@T1B_6+C6S%wSQcR+7GT4wau;)wU=EPYH6;cH7>6AYEHUl)CjqH z)G)ZJ)l9kUta<4&UtQ_aUY+W4rP{|Ox?11Gr24SSp=vf4y6Rcyk=xzQcW+laXWY(m z_P8DBeEhbt^X}Wy&OdK$cYbwi!Kw6CuM=^r*2(f#wv*JYASb36%LsqKaGSlf_tM_a>k72AX5Jht@Z zD`&>a-koVGyL0A3S=O15GXFD1Wv9*@Dib}krHuZ}#PxBT=IhNi7q1uDL|l)uF}-eK zBY9ochWYw7o3Ewcty@dmtuL2ewsIVtap^|w4S@RX!Yt^w^hZpDyxKR zNmkC+T&&ctsaf$}Kn^DSF0_vu0jHE)!p*cRSiqgt9+IWS63}2uDrE) zdZotV(v>s|(iL|Ln=2X?3Rn0nxUQ_2FJ69Q-h27BdG+NK^YqKE=02Cz%ylpCF&Dl3 z+l=9Ix7lP#rCCc!g4vZ42Qx~El9_!8r7K@r>6>l;LC>}m-RDAceL~-V6wqnoIvqc)G zUl;M5zE$+gIK8OL*srME*r14Ne7MNQn6*gO_{T*S!HT|pL65##L52SQ0;>Mz0xSK=3sU-R7Z~*`E_^zbdZF=@?}e;W1{XX| zNnTJpwc`T!sbBfCdhhbv^cwSv^)BXz>XGyH^&IjA^)&L=bcOQ!bhqT+(EWCvs{8u9 zrEc|k3EiCY^txf^M|7;t-_cP%pQ^L(ypztR^NKp3^VoFS^FC|e%xlul%*)XZ$@9{- z$Wzl+%H!7FoA+I7Q(lYK=W_*GFV6*N-8!eGm3@v^EBxF~O`CJ=nyTk6X$qVR)!cGU zPje=hU$Z-R>12Iw=gETHt0&31ktdyV4Nq$43Z4|tT|KcqxBJ9WPU(r^oahrza*R$~ z&k;J2nzN=6nA4+So^xG8IVW0!KgU>uAxB7KCVNf2H@jQCA-hz)I6F!`F56JuD_co{+JD@O@wj}>5?WO$Pv?BS-X#w)7X^;S< zamqWSeU;NqyDxVn?X2A1G<&(NY0`4PQa8(uroKD!GPUAJeQNZPl2n5usj2&pgr_dZ zI;FPA>ZhKURZR7i6--r<-ImHCyOuI4^ChK5rY|K{=2427%#9RbnY@%0XAfivQp_p!Qp?GSQj^J6QoYGyQje1VNLD6yO6DhDl8jFdkPJ#z zm$XmbA$cl!QbIBLu7q%Mq69~>mBhwmF^SovwZkJxuMWRVDn8th=)}DTy%XoetP`Jz=_F=}DI_|Hi6lykaVKsPV@T{1{he@4^m9UpXn(>< z(dP-AqIVM}MM@LyisU6Eh$JMKi-aWzi?}5$37aRh32P;s7nV=(5Ee;L5Z;xrMVK*R zKxj3-T%2c=-Rw#pes^ z#JdYB#mftd$1@1-jejS=9$zM~DLzc#SDdE6mpCqg!MMr&uj1p`TgRY_#NY<_)X(B@N30&?>icIX`gtU|33aWm3@UgGBk-clN zReNV+qxX)*>h0~1-M#l^>=fUl*ap7Z*d)H|u@-y*V5o~v$WY=MYKn|a%g9FCDUwn5j3$~VYHQcCjl^i`k{9KI~%DqwE6IE$qD1{%u^; zYumO_gSRnKk8j&Vg#>^y!uFd|$u>ucWSgdFu}x4o**;JvSO+P!tbG&;YbV8k^#z58 z^(keVrHRtOa*vY0QcE#qxk=g2Qcjs;zDjw-Tue!0zCf{N&ZUSjXHb4KrBYg$5-8bB zG>QWgi6YJvNm<((N@?F3KsmqFhvK@`gCeulg|cC*1Eq`6mQuuMMe$}dqbM+*rqDAQ zP~L3Oqg>gdMG4q)f}*nJIE5L0Wpa=~iBiU(KnZ0yLeXH5rm!y62C{gsn z6m9wg6fSxJ$~fIVN(~(!g`nf1=+nW+gz0utzHa8C+}+GUiQBw`a(Xj6W$$J-%J)sI zln0xbDao6dDCV2CQUo_KQWiFDp)_w~pq$-EPqEoZM-kn)nX{=-DM@dy4G!auB(lYiJKJN~d!KCSJb+*;$H z#H?{qbk}xLcCPKFOs?`!>Q?zE)YW|y!&Lza@9F`{^olU0VMUCRup&+|U6G*dUy-KF zE+3&ZEh|t`mz5}1%PJJ%<>Qpar4y8=OIno7B|VDWk^$w=(rL=-Z!^k^-&T}!zilbb zza1!2zg;N*etA$jfB8@fe+5uHe}z)ye??O0evv4Bi!@5fVgki)F_ogcm_gaPm`fS> zd4Y2MXE7z@=T(aO&vMGPpEoHV7HTO~3->5d3r!U5g{Ks*g%^~G`A$mhJj~PlAjM$* z1BGXPg7R%{n$kEoM@gLfO);BWr$7Qgou6f-KAzo1Jv+-qJu}No6`K{HF8>gtKK~&_ z&HbT3b^4)7mHMGc{r6p;+WFm-TKL_D>h;~3s_@;5O8-5G`gSIgdUb|M4V+1$g2Yi- zXY#4T-%6;J-^!_x->Ruv-x{b~-=0t>rrW7?(>+w`^bpl>dW_09{f#;^wMcz1wN6c* zqN7<(vC@R5xM{z>?xVGQ6{BT;m7zI)Ri;UN)ujFXVo2-!Vnr+b;zaZM;zLvX5=LYA zLeTm@C(}wl=g@*b7tz!|m($ok*U~;tKBV2Ad`=@x_RvmEzNhV({7jpkn5Q*PtkIGt z=wmG=*kgqzcw!gFg=3$MOUGu9tHe5v>%>Zqo5ubdbBOI4^NuYZ3y<|3qs1zZrN=Uj z6~qpGx*l8csWvv^)1z4JPcLJ+KlR6c{x}v}|8X`p{^MG#=|_e*fsY(<3#0sTPe;Y$ zvPO@_IgV<@NsgMv{rlh;*Y&|KuJ}WAoZp9}xMLsk;#fXhjT;`Rj;k7Z6c;n{Do$@? zFmBJtm$>QSUvc+`H^rw6v&UNv?~NB77LQ+fuN2?@UMK#-d&_u__iphD??d9ZypN3^ z7|M<>A1aBD7`h#=J@hDk=TK+-*TLcVhQV*~NrS8LmV=B5B7?gUmIp)Px#i~pYWjnb3$7G?}Rh`42k0X z+==UNMG{}XRY)v;tCQ&e);dx3t#{(Kx6z58-lQegyeUegy}6xe@}@aa@J&zRV&7O| zYu{pGULReOdmnd_LZ3(yW8cxFq25zTmA!UJF}(pv`n|LyzTVuV*`Di3%{>iCSv@b4 zoO(u*WP4_l=z2CL_jhw7mvsv#M|LYF>vo??-qUTL{JkqE`B7JVa%NY4vSU|evP{>b zy+$HzZBPsQL`jTS!YAuET)wa~19fGN?9g3;vJM>dMJDgILJHk_0J5p0WzAQY_?Q;8(wBUB#G|hI0w4LptX^;SCJw`u85Kiu*oePauK zM*lP3jEZMRGDy$#GmM|PW(YnbWh_5Em+|W9&5V+#tr;OtM>4dZ{>tEa%9=U%L@2Z6 ziArYv6N^lrCjpsiPm(e@o?OnHYQCS@)ZCYu)jX5w)=Zamw3#o9tyw;6{IOA1!(-2^ zw8yboj*l;99eI2=YwP2#tkFkPS#^&#W+y%3$+mqYmo5FsD4XGtSN3pITy{-Uadtve zL$*y*Z?Lf2T*BM;Muk*d&Uzd78 ztFGe0-nzC6OSO|1x@tEUl-2GpAZpbLENblwBx=b847C>vMr$4v+^ZQX$f#K<@TlP~ zRI8CI+*xB*IA0xF*j}Amc%{0oFuJ<8(4>04@K81TMY?LqizByek_+(pv^a#4W!f%UkJ1QnzjuG2MDyG;wpbsOctK@%ft) z#Q`^sigj-W6bs(WDqgRuEq+(kTU=B1vpBVic(V=*$sxvk~c&zZ@r;=d9uRi za&txc<-&^U%V8D0myIhHFCVJly24PQaAmCA=1NmJ>B@!jOIJe5pI$L6pSW_coZ%{c zx#-ogvQt-^%KWcF0&q2??9NrAvUgVxm91XgQpS62;=0NJ{;n1N&DYW$rOfaZlJJ$L@EsBGofqLJG{aAt zxXycR3;g6m@C-)qOd;@$7vPzj;1!IOiNdR4xOxy?nIXKw5O}2*;1xH)D<3OYfOo-l zuo*`mb-|Xr3)}J{Y|U8Mo}REpjbNL~ z!&c>k?Mj#B2AehuHf|Ga-l^uxu!WOg8wbEvwt(%d0$W-Lwl!-e4{UC2*x(_s$xC3P zzkE;K1?V$2f+8FSWv~H-NCc(01B&snB@)!b2~u2sFFLVlQF225~!6Rs21zl_if9dVq>6YuRzuA zg1TJ>l}iP+3kB740QJ)a6+8lJxEEA$YucaoU!anspq4K|HS0k=OF%_aK~2L!Rh>Xx zAproTZ3V^s*|9B^9~9USl$ZpHTnWlN`056zbRMWR4OH6?)Y}?VTnp4(22_17s5^5? zBq)6uD1QIzUQqu>KmnCN1NlG&@jwSbKneCh3#Wh@6oDRufg(77CN?J10a?fbVK@P4 zWC3wB19{B$#>|1rw1Cd!fzm{P)^-84F(z07!6gC7H2~3l9fSk`2u~YGF9L|K9LR5A zC>AI%1ZdC=sL&GVPzNYc320FqsBtgQBRf#!ruh3nl+(jsfG!7tGG760J_72j2Ku}T z6q*M#ngmoD4Rq=UlJ30#2{ zxC29Q37X&*l)*K~fO`-F7qJiA1UI+}R&W<|v}AA^55RHEOnn3QF$OMV2;4{yxRQ2o zCr`koG=N*F2G>#!?xh4=Og^}oOmHA|Jbfm`1U zu6+}@_y2S8y?_7D)uX%j{QqtrUH?Dm`XK@MkN@{S;+KZ>e+dKsi19?1{|=S?Bc62R z{m13>k4R!`|4)PQA0cV7_FwJAzeG)*_y$*=zr>~?`wiAf>%>0Z>0TipLuROqK|r>G_Q`{@=u7 zF~LoP?-z+YFY`?yw4cOuMbah{&IO|O>-|j;xpTy4q3@eM{rf>sT=s6xviMGfUpC$x zU-*r9HWItJxnqj3-F0{K@vmP971OVqx6DrxXVQ1maeW>qYT8cGdAEHcj{HZ^fua$k z@-=ib1|vj;-#Fc_UqeLdHBS2U!~r5^P>cQ)d=?{&C5ql8u#fOptD?X9qML9E`arM3 z{F*p?u)fGstj54nCuhz_exS=7&UC z^|37tO$~(Bp#PRS=X#>xzbjk*{Hh@?2))^IF60(*RF9r9X7mOT;itfON3M*}$@F4W zj=Bopcaf3v#w8-T>oud=^Fre5%zs;(UY{qLw#aNvdzM4|-S4`!`dS82s&sys-7|ZEe#+#8h$ao znerx*p9wS5?RF$aUOzsV0;)wVfU&XKiCg0^uCPLcH@u5FXk949yF_iuZCX_%b1ZwveL z$+zULIYoB)on2&yN8aqa{FaCMC2p3%XQYQ^-Q2RF_eqBsH||_suO>~o$?UWWE+b7hyX>@nTSOA! z&fED%AeU6=*|t;7K82**u)I?wkwV(MNo-erVHjyz$7a{mMIX|aw6tB%Q=CXYJDPUs zyIPVM7-n}7hYU!2RQBz*`=~(@2{hh4Ls29NmC$w{WR)PXbkyzMlO#y$pP$(M_{T0% zBnQ`?o$73)S!u03BDBpUN&SdDbGKGvjyPBB34ZY-=6A@@p4!*rFZS;Xw=w^xzvA-V=ySb(`!dH`qj>@@?ek`AjJ~*~d!H0HhTkEFQ$lcBQFA!B#;8+Hgq-#$LM{~^n+=%hkUfkVfbqL*h+3S6^Vk6Ka* z6A*BojUtk+3*55$6qWd@U*P1izNjrs41zN(tx>BQ@`Beo?nYULy9@eN~B1mkjO`~ zsK~Pc<|3w{UXhLb2_mdC>&Vhq^&;D2bR+cwCq*2ck49c*;}rcXFBW;F?1bpd%C1OF z#Sl^P3dYFzmaC%APOd~)>hy`$c72U#Xxk{ZrU{?5QI!_EQrQ-!?YM})*jx$lJkIcg@Zef&zei(;I(ie+Yan`E8%voqvyKK?QB_Xa-UPFvXz zC&OoHQ)g5Uzh2V{&u;TOeEaT^@PNXi!{YV=;d~yi4xjq9E&QDL+F{nnzhSSwiAsb| ze+zqb#Zn?!XE4m^bfSb--t(~9)q06L-F0DQg%c9J%OzooM|MbFXH5@tY&$L~wLLnF z`*eV0*d~uK^S8y4kz=M|oW`A!$8H}F({EjqZ1FrCwk#zk#lC${80&dUDUou9u*Ag# zDW*eD{Ym%gam82X%7O}Z<-G_=jsPkQ85R_MmKi_$M! zNumCgFQqTM^bBR_Se8E3WET2tOi1QS(ecp21ydOxAMwznRhrC4kzJv2tJN|m`!nE?l|?OfVSBl9hmPPgm1%N4-|B-o_T87;?^+UUllDcf_*F`<*c^wv&i>Hg zXgzg#AvgPA&0>Ffg?ydh_^%h`V;f|GCB5ArnoOfCFtR!Mn#@};UK&7pB2g5*n_sa?>MTXxEk0iu6C4SG#;4u&F83)`Kv&S zk_$(V>(&RdoqB$>_fT=*y&nrlKddJNYA5Yg@@Vo8yub65Qi!)@AVW!n65W>Lfuek+ zN_%re19#^1D77+g5A6KAuJk8lH9*}_O!;}oSU|vib7c|sjsT;rvC0Qd)&&e1-BxaP zFAQKzf3N&6A~vA^3B$4R2=4&J8JS~&?(oOUvp5{Pc|s|mTrlle!8U<_>(UL!lsmQt z?3JH5c0OdmpGA6`$}Q$0e@_8rmH3<|{)d=6RQMSy{Een^RN{Oy{X3f;tJF1z`(I4@ zrc%4n-oHVITQycj(|^|n4b?*?;{FY{{8XzQIs7wE7pQKxU-QeKX;rn*8}oY^Gp`ye z)b7W>iC68y+-<*HLR+nVJtUp}sG^|h28zHjDM)&Iz@_#An1Kttm7 z2Os4`BaM9X7N1Y*(HcsxD}4ACOEq|oWcYk9=+;n84e`;GU(=}Qw(=2ZKXAg9PSuBO zWOTwo6n=lAGwQ@$Wk#PI)zTAAsz1Ed%DPT?N%eUfZC*Xmv%SH)$z1Sc;rK;wO0mJo z&Z|`Koc9qYy-nP_=UA?uj9k$5&N$L}a*ZP4?R|RbG+o+< zy+k}hHODxgc-^tOq&a0=>UBn~U6Vvg_S((!Q}bHBuh*9u9xcbK#$FF=HMJUxj(Fwx z2540$?(%ZyEzr_+T=$fC`b;ZL?33qbo9|jt<1L;E(_GrS(#k!z_^E082&Q?ue)iOk zsPgwbZ<3>}E@r^>UC+5%E`^I;9{;*)vIVQI5A(yY9BkK6kL#ESFXDacT z$LQ}A9cuA)4;juoI=`JtUN?bi=<)fWgl?sUv_~0YSZcOz@j#U8nS#16|zJ{6qBy z+BDrWHx=t`WEFLnOM9+&;slesIOD9|Wv}mUeo@?~_EEds7DrW2Jxi={yQk=JDvO-s zR+E@{D$O<2ZKS>7)B|M;H`)I_o!Y-y(XCpHQNQ)UZZ|z0Dg6rPKdygmtn~ZVMqFE* zsQOxQk6rU@EA*MxOI-a<_2}<+qq%BItmtPyc6Q~a=QprtJn1^pt!^8o5nyn@ zkHJ+`J>Nhm`KwFm*T)9=x$Q1%v@Zrk<_#Aib~eM0F{v*5a^wsjTlu(*Z?QAnFRbt4 z85D2GGAZs-*;Qqjki+V7ZQmQiOzBx?eb+TZsi$4emy7lr`KnhtUuf4c(yhyMmY51K zdc_gwZ1?B9(Tba~^WII5jows9Is2|p8o7+HJF9(THm=&R;FSAH#<-5F*U9O!wQ)30 zty8Hd)tGrlwv*X`a%0ccKqtR9uZ{D2jh&{$ei;`PN;y4c<~dC^V|SW6r+!-Xzj;T$ z?VhJ63%eZ^Xc?!&M5-M%C+klym1a0*D-ECa;qZ6d8NbnFDA>TU`-zB&R*Se}{k(z6 zJvtW0ryQXsk_s~pb7F-i_iQ>G6lI^77zNyLI4}9dWJ6f81KmCr(=Hzm2hv6v)5q|; zUn}n{P5Z@#9D+;8rn{CmJAAgeW_q@6++J_%OH&1hr}h^sXHED1EwO*2%4w!~mazZv z{HR$Si=F+LnuD1)p=^KiX1rO**lv4GmP)f8xfQz`_T6SFG4Jepul+K+Qde)+IK10@ z?{JQtC4-td{qI1#8-lLpwi}G>Dr8g4MgNN18Oh%^_nTp|yKv}@xy-96TQbLrc}!88 z?dlI+3qyxeTl$CU7Bw8PwnfqI7G?JxZ10PwS;(JOu{H0lws3vF$JW>Lt%ZX5%9-Vb z6^r_({b%O=_$)u}yK}~LMBVanK-QT(D(;q+wSH&RvQjOpC-u%W_20I9wN>;?8tWU& zT7LR76$;Ci?qcIMtY$n`bArt__0DQmrtC#F`7SP2d9#r=wH8TMO^?lO)|IQQUQ=ak zLOHsvx{hqK+5X|DRqOj1>z)hT*7d>d)|FaH)}`yE)&*betP3J(|M!5u$A5?a4ZjAz z7QY9-7k>u+Ec}`Hv++6bx$rshx$!mNYr)rquMJ-#zE*tA_}cM3;CsRMgzpXCBfeLB z&-mW)8sN3SYl7DXuMu7=yk>aq@EYQ^#A}Mz7Oyd0YrN)o?eQMqy})~d_Xh6~-YdLk zc<=BY;=ROsiuV@pG2Uyu=XmdN25=T|CU7=zMsQYeW^i_JhH#c}rf{}!#&Fhf=5Y3K z25}Z~CUG`#MsZegW^s0LhH;j0rg64$#&Onh=5hA%4B%P7Gl6FV&j_9sJTrK9@C@Nu z!ZU?u3(pvyH9T{8_V5hiS;RAmXA{pTo>e@vcy{p&<5|Wtjb|IrIG%Mp^LX}g2jDKi zoq)RmcLeSV+!?q#aEIV7!JUG;1$PYY8r(U!dvFKgF2bFJy9sv`?ke0_xVvzN;V#3S zhPw@S9PT>YdAR#<2jVWoort>;cO>pg+?lvLafjkA#hr?~6?ZJ|THLv~dvOQjF2#jj_4uLOQNSl zZ;2igy(W52^q%NJ(Tk!dMQ@586}>8YR`jmuVbRN?r$ujz9v8hXdS3Lt=z-A-qbEjh zj2;=iGJ0n8&gh}hOQWYoZ;c)sy*7Go^xo*f(Tk%eM{kZE9lbhwcJ%J(;nB;Zr$=v( z9v{6vdVci&m;qoGfSCYh1DFwDR)CoSW(SxdV3vTH0%i-CF<{n!nFD4Im_c9`ftdtm z6PQt8R)LuXW*3-YV3vWI24)+WabVVgnFnScn1Nsxf|&?rBbbq3R)U!cW+#}TV3vZJ z3T7*qv0&DMnG0qwn89EcgP9CwGnmm}R)d)hW;dAOV3vcK4rV);@nF`2nGa?^m;qrH zgqaX#Lzod^R)m=mW=EJIVU~oM5@t)7F=5t(nG=VD zVU~rN7G_(RabeblnHOeXn1NvyhM5>JRnHy$r zn89HdhnXB^bC}U#R)?7#W_Ot3VU~xP9%g%(@nP17nIC3@VwQ=SCT5$Mabnhq znI~qSn1NyzikT>8qnMFmR*IP^W~Z2;VwQ@TDrT#gv0~PWnJZ?mn89Kei_)6WCEOLsx;F1$GzMVPKbmod$LrqR??**MXe}b|2V*U>Aa&2zDdbkziMXoe6d) z*r8yTf}IL>E7-AM*Mgl3b}!h$U>Ad(40bcv(O_4Doeg$3*x_K8gPjg`JJ|7H*Mpr8 zc0bqwVHbp*5Ozb@5n)$^oe_3N*dbw;gq;$0OV}}C*MyxDc2C$r{jZCHP71pz?5MD- z!p;i2E9|ha%fe0zyDjXvu{?C7wo!_E%7JM8eV%fn6&yFKjqu_iP7u36 z>?pCT#Lg1COYAVQ%fwC- zyG`skvFpUn6T46BK(PzOP87RQ>`1XI#m*GFQ|wT&OT|tVyH)I1v1`T76}wmLV6ltE zP8Pda>}av8#m*MHTkLSL%f(I?yIt&fvFpXo7rS5VfUyh4P8hpk?1-@|#?BbKW9*Qz zOU6zayJhT{v1`W88M|lfps|a_P8z#u?5MG;#?BhMYwWPG%f?O{yKU^avFpap8@q4p zz_AO*P8_>&?8vbz$IcwPbL`NuOUF(fyLIf?v1`Z99lLkz;IWIxP9D2??C7zp$Ic$R zd+hMB%g0V1yM65VvFpdqAG?423;@%^&VTsNyb*=}@V~3ddj7+&kC>DDhu_~_wfP_Z zJVVdkzxeal50w1H=leM3`xl>oV~NsVd_A7FjDPX<@$GrHj;~jA@Y*`Q{><}1>-c`o zn5(Vh`^)8IUB~x({O$Wc`2M}lRs6y0!DSx)2d|F-_sKtay><_7|AW_$QuuKVuV=E| ztu?&9$M(mp;q|`yS!WHe|IXRa_(xgA`^W#nU={DDMHbI0 z-rrE0=@q=+aY79%c>hxt;#Y7UvL2hP;CvLHvw=#78jprd;QtCIJkDWXI{lfF2vGnQ}o}Y~)1;6k-*|d24!t-T*Q|=d@ zx3%+|f8qHvj_X~-^XM2V>g`Z&60`8AM;iv`NCn<-t7jVBc%Wy5=zTr7G zF^~JFRJ(Q__mPu1Wghp_88?G@+*bt=JoC7}1kX;-;Xd1Ntzi!Ln_^SK9PYcf1EzDh z|Av0=pTm7YITDQXQxZmq4Jip_<&zhD0j{DzS zf&M${0YluI8PtcHy;o*XFAN0(XHY+WN2t!Ao|Jd9%%Hyb9UT6KdSjS;;~VPF>FJ1X zs7F)-t#7DLpXxckpxAN0~-_`w?t7je7Us8}Bsg-&ePpDbz#K z)_@D=s=gr&q+ z)aN(9*T0}%b6WYs?-KddZo`;0s>`DAnw`C=gb)+F-AkUeP<`QxYTsY&D!G1fhk$R~;4 zrY4YA*gG30kYBoM6DN>oIxd<|Am40FJurd1lSf({NB#*3c{Ywbbkje39QjDw-*Fsy zNk3R}9Qo;4^uMwH@l?|5G2|g^& z27U|